Quench Switches for Parasitic Coupling in Cross-Point Memory Arrays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-capacity memory devices face efficiency issues due to coupling between wordlines or bitlines in cross-point memory arrays, which reduces array efficiency and can lead to unintended selection of adjacent memory cells.

Innovation Solution

The implementation of quench switches connected to wordlines and bitlines to control voltages, minimizing parasitic coupling by connecting adjacent lines to ground or a different voltage through these switches, thereby reducing voltage bounce and preventing unintended cell selection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If large tiles are used to increase array efficiency, then array efficiency is improved, but parasitic coupling between wordlines or bitlines increases

Engineering Contradiction:
Improvearray efficiencyVSAvoidparasitic coupling
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The patent introduces quench switches as intermediary devices between adjacent wordlines/bitlines and ground. These switches act as mediators that can be activated to provide a controlled discharge path for parasitic coupling voltages, thereby reducing the harmful coupling effects while maintaining the large tile structure for high array efficiency

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent applies preliminary anti-action by proactively activating quench switches on adjacent wordlines/bitlines before or during the selection process. This preemptive measure counteracts the parasitic coupling voltage buildup by providing a discharge path to ground, preventing the coupling from reaching levels that would cause unintended cell selection

Inventive Principle:
Principle #9Preliminary anti-action

2Object-affected harmful factors

If more driver circuitry is added to control voltages, then parasitic coupling is reduced, but array efficiency decreases

Engineering Contradiction:
Improveparasitic couplingVSAvoidarray efficiency
Core Design Contradiction:
Object-affected harmful factorsVSProductivity

Solution Approach 1:

The quench switches serve multiple functions: they act as voltage control elements during normal operation, provide parasitic coupling reduction when activated, and can serve as part of the selection mechanism. This multi-functionality allows the same circuit elements to address both performance and coupling issues without requiring separate dedicated control circuitry

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system uses the existing wordline and bitline infrastructure to control parasitic coupling. By activating quench switches on adjacent lines, the selected line's coupling problem is addressed using the same line structure, eliminating the need for additional external control circuitry and maintaining high array efficiency

Inventive Principle:
Principle #25Self-service

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach effectively minimizes parasitic coupling, enhancing array efficiency by ensuring that only the intended memory cell is selected, reducing errors and improving the overall performance of cross-point memory arrays.

Implementation Method 1

parasitic coupling within the second and third wordlines resulting from selection of the first wordline

Methodology Applied
Scientific EffectParasitic coupling: Parasitic Capacitance

Data Source

PatentUS9349447B1Controlling coupling in large cross-point memory arrays
Publication Date: 2016.05.24 WESTERN DIGITAL TECHNOLOGIES INC
  • US9349447B1 patent drawing
  • US9349447B1 patent drawing
  • US9349447B1 patent drawing

AI summary

In various embodiments, quench switches are utilized within a cross-point memory array to minimize parasitic coupling in lines proximate selected lines.