RC-Tuned Wordline Underdrive for SRAM Power and Read Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor chips face high power consumption and instability in data storage during memory operations due to increased operating clock frequencies, particularly in static random-access memory (SRAM) operations such as read and write accesses, pre-charging nodes, and driving word lines.
Innovation Solution
Implementing a configurable resistor-capacitor circuit in the word line driver circuit to adjust the slope of word line voltage levels, reducing power consumption and improving access stability by allowing the word line to reach the power supply voltage without creating a direct current path, and using a configurable resistor-capacitor circuit to control the charging and discharging of word lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the word line voltage is increased to improve access speed, then the operating clock frequency can be increased, but power consumption increases and data storage stability deteriorates
Solution Approach 1:
The patent applies dynamics by making the word line voltage level configurable and adjustable based on operating conditions. The circuit can dynamically select between different voltage levels (first voltage level for normal operation, second voltage level for enhanced performance) to optimize the trade-off between access speed and power consumption. This dynamic adjustment allows the system to adapt to different operating requirements rather than using a fixed voltage level.
Solution Approach 2:
The patent changes the voltage level parameter of the word line based on operational needs. By providing a configurable voltage level selection mechanism, the system can adjust the word line voltage parameter to achieve faster access when needed while consuming less power during normal operations. This parameter change approach directly addresses the contradiction by allowing optimization of both speed and power consumption under different conditions.
2Speed
If the word line voltage is increased to improve access speed, then the operating clock frequency can be increased, but data storage stability during read and write accesses deteriorates
Solution Approach 1:
The configurable voltage level mechanism allows the system to dynamically adjust the word line voltage based on the specific operation being performed. During read and write accesses, the appropriate voltage level can be selected to maintain stable data storage while still achieving the required access speed. This dynamic control prevents the degradation of data storage stability that would occur with consistently high voltage levels.
Solution Approach 2:
By changing the voltage level parameter selectively during different operational phases, the patent ensures that data storage stability is maintained during critical read and write accesses. The configurable voltage level allows optimization of access speed without compromising the reliability of data storage, as the voltage can be adjusted to appropriate levels based on the operational context.
3Loss of time
If a direct current path is created to charge the word line quickly, then access time is reduced, but power consumption increases
Solution Approach 1:
The patent implements a dynamic charging approach where the word line can be charged at different rates depending on the operational requirements. The configurable voltage level mechanism allows for faster charging when high performance is needed while accepting higher power consumption, or slower charging during normal operations to reduce power consumption. This dynamic control resolves the contradiction by allowing the system to adapt to different performance-power requirements.
Solution Approach 2:
The patent changes the charging characteristics of the word line by adjusting the voltage level parameter. This allows the system to achieve faster access times when needed by using higher voltage levels for charging, while during normal operations, lower voltage levels reduce power consumption. The configurable parameter approach enables optimization of the trade-off between access time and power consumption based on specific operational needs.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Reduces power consumption and enhances read and write access stability in memory arrays by controlling the rate of change in word line voltage levels, leading to faster access times and improved write operation stability.
Implementation Method 1
Implementing a configurable resistor-capacitor circuit in the word line driver circuit to adjust the slope of word line voltage levels
Implementation Method 2
using a configurable resistor-capacitor circuit to control the charging and discharging of word lines
Data Source
AI summary
An apparatus and method for both reducing power consumption and increasing read access stability of a memory array. An integrated circuit includes a memory array with memory bit cells arranged as multiple rows and multiple columns. The array also includes multiple word line driver circuits configured to generate a corresponding word line for multiple rows. The array includes an underdrive circuit configured to adjust, via a configurable resistor-capacitor circuit, a rate of change of a voltage level of a word line. The configurable resistor-capacitor circuit controls the store data rate of the charging of the selected word line and allows the selected word line to charge to the power supply voltage. The configurable resistor-capacitor circuit controls the rate of charging without creating a direct current path between the power supply voltage and the ground reference level that would increase power consumption.