Read Assist Circuitry for Memory Margin Recovery
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face challenges in efficiently recovering degraded read and write margins, leading to timing penalties and increased area and power consumption.
Innovation Solution
The implementation of area-aware, low-power, and programmable read assist circuitry that includes a wordline driver with multiple transistors and read assist transistors, providing various programmable settings to optimize read assist levels without area overhead or dynamic power penalties.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If data access signals are delayed in the signal path to recover read margins, then read margins are improved, but timing penalty increases
Solution Approach 1:
The patent applies preliminary action by pre-charging bitlines to a voltage level higher than the standard VDD voltage before read operations. This pre-charging action prepares the bitlines in advance so that during the read operation, the voltage swing is sufficient to drive the sense amplifier without requiring additional timing margin, thus recovering read margins without incurring timing penalties.
2Reliability
If write assist is increased to recover write margins, then write margins are improved, but area penalty and power penalty increase
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the pre-charge voltage level based on process, voltage, and temperature (PVT) conditions. A voltage regulator circuit monitors PVT parameters and adjusts the pre-charge voltage accordingly, enabling write margin recovery through voltage parameter optimization rather than through increased write assist circuitry, thus avoiding area and power penalties.
3Reliability
If write assist is increased to recover write margins, then write margins are improved, but device complexity increases
Solution Approach 1:
The patent applies universality by designing a voltage regulator circuit that serves multiple functions: it regulates the pre-charge voltage for bitlines, adapts to PVT variations, and provides consistent voltage levels across different process corners. This multi-functional approach enables write margin recovery without requiring separate complex write assist circuits for different conditions, thus reducing overall device complexity.
Data Source
AI summary
Various implementations described herein are directed to an integrated circuit having a wordline driver coupled to a bitcell via a wordline. The wordline driver may include multiple transistors. The integrated circuit may include a read assist transistor coupled to the wordline between the wordline driver and the bitcell. Gates of the read assist transistor and at least one transistor of the multiple transistors may be coupled together. While activated, the read assist transistor may provide a read assist signal to the wordline when the wordline is selected and driven by the wordline driver.