Memory Controller Read Training for Per-Line Duty Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In high-speed communication systems, signal integrity issues cause swing level deviations between data lines, making it difficult to correct duty errors and maintain signal integrity.
Innovation Solution
A memory controller with a training circuit and duty adjusters for each data line, which compares read reference voltages with received data to adjust duties based on target reference voltages, ensuring optimal duty correction across multiple data lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single read reference voltage is used for all data lines, then device complexity is reduced, but manufacturing precision deteriorates due to swing level deviations between data lines
Solution Approach 1:
The patent applies local quality by providing different read reference voltage levels to different data lines based on their individual swing level characteristics. Each data line receives a customized reference voltage that matches its specific signal integrity requirements, thereby correcting duty cycle deviations without requiring a complete system redesign.
Solution Approach 2:
The patent changes the reference voltage parameter for each data line individually. By adjusting the read reference voltage level according to the swing level characteristics of each data line, the system optimizes the comparison threshold for data reception, thereby correcting duty cycle errors caused by varying signal characteristics across different data lines.
2Manufacturing precision
If different read reference voltages are provided for each data line, then manufacturing precision is improved, but device complexity increases
Solution Approach 1:
The patent segments the reference voltage distribution system into multiple independent reference voltage lines, each dedicated to a specific data line. This segmentation allows each data line to receive its optimal reference voltage independently, simplifying the control logic while achieving precise duty cycle correction for each channel.
Solution Approach 2:
The patent performs preliminary characterization of swing level characteristics for each data line during the training phase. Based on this preliminary information, the system pre-configures the appropriate read reference voltage for each data line before normal operation begins, eliminating the need for complex real-time adjustments during data transmission.
3Reliability
If duty adjustment is performed for each data line, then reliability is improved, but device complexity increases
Solution Approach 1:
The patent merges the duty adjustment function into the existing receiver circuit structure. By integrating the duty correction logic within the receiver, the system achieves reliable duty cycle adjustment for each data line without adding separate adjustment circuits, thereby improving reliability while minimizing the increase in device complexity.
Solution Approach 2:
The receiver circuit performs self-adjustment of the duty cycle based on the swing level characteristics of its associated data line. Each receiver automatically applies the appropriate duty correction using its dedicated reference voltage, eliminating the need for external control mechanisms and reducing overall system complexity while maintaining high reliability.
Data Source
AI summary
A memory controller includes a first receiver configured to compare a read reference voltage with a piece of data received through a first data line and output a first piece of data; a first duty adjuster configured to adjust a duty of the first piece of data; a second receiver configured to compare the read reference voltage with a piece of data received through a second data line and output a second piece of data; a second duty adjuster configured to adjust a duty of the second piece of data; and a training circuit configured to perform a training operation on pieces of data received through a plurality of data lines, to obtain a target read reference voltage for each piece of data and correct a duty of each piece of data based on a level of the target read reference voltage for each piece of data.


