Reconfigurable Processor Power Gating CGA VLIW Modes

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Reconfigurable processors face challenges in efficiently switching between hardware and software processing modes due to fixed hardware configurations, leading to suboptimal performance in tasks with changing requirements.

Innovation Solution

A reconfigurable processor with power gating capabilities, allowing selective power supply to different functional units based on mode-switch signals or instructions, enabling efficient switching between coarse-grained array (CGA) and very long instruction word (VLIW) modes, and a compiler that optimizes power management by inserting instructions to power on/off modules before mode switches.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Power

If power is continuously supplied to both CGA and VLIW modules, then processing capability is maintained, but power consumption increases

Engineering Contradiction:

Improveprocessing capabilityVSAvoidpower consumption

Core Design Contradiction:

PowerVSUse of energy by moving object

Solution Approach 1:

The processing unit is segmented into two independent modules: CGA (Coarse-Grained Array) module and VLIW (Very Long Instruction Word) module. Each module can be independently powered on or off based on the required operation type, allowing the system to supply power only to the necessary module rather than continuously powering both, thus reducing power consumption while maintaining processing capability.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The power supply to each module is made dynamic rather than static. The power managing unit dynamically adjusts power supply based on real-time operational requirements by receiving mode-switch signals or mode-switch instructions and accordingly activating or deactivating power to either the CGA module or the VLIW module, optimizing energy efficiency according to actual processing needs.

Inventive Principle:

Principle #15Dynamics

2Productivity

If mode switching between CGA and VLIW is implemented, then processing efficiency for different operation types is improved, but switching delays occur

Engineering Contradiction:

Improveprocessing efficiencyVSAvoidswitching delay

Core Design Contradiction:

ProductivityVSLoss of time

Solution Approach 1:

The compiler performs preliminary actions by inserting mode-switch instructions at compile time based on static analysis of the program's control flow graph and data dependency graph. This allows the processor to pre-switch to the appropriate module before actual execution of specific operation types, reducing runtime switching delays and improving processing efficiency for both loop operations (CGA mode) and general operations (VLIW mode).

Inventive Principle:

Principle #10Preliminary action

3Speed

If hardware configuration is fixed, then processing speed is fast, but adaptability to changing task requirements deteriorates

Engineering Contradiction:

Improveprocessing speedVSAvoidadaptability to changing tasks

Core Design Contradiction:

SpeedVSAdaptability or versatility

Solution Approach 1:

The processing unit is designed with multi-functionality by integrating both CGA and VLIW modules within a single processor. The CGA module handles loop operations with high-speed parallel processing, while the VLIW module handles general operations with flexible instruction scheduling. This universal design allows the processor to adapt to different task requirements by selecting the appropriate module, maintaining fast processing speed while achieving versatility.

Inventive Principle:

Principle #6Universality (Multi-functionality)

Solution Approach 2:

The hardware configuration transitions from fixed to dynamic through the power managing unit that can switch between CGA and VLIW modes based on operational requirements. This dynamic reconfiguration capability allows the processor to adapt its effective hardware configuration in real-time, maintaining fast processing speeds for specific operation types while achieving adaptability to changing task requirements.

Inventive Principle:

Principle #15Dynamics

4Adaptability or versatility

If software reconfiguration is used, then adaptability to task changes is improved, but processing speed deteriorates

Engineering Contradiction:

Improveadaptability to task changesVSAvoidprocessing speed

Core Design Contradiction:

Adaptability or versatilityVSSpeed

Solution Approach 1:

By segmenting the processing unit into dedicated CGA and VLIW modules with hardware-level optimization for their respective operation types, the system achieves fast processing speeds within each module while maintaining overall adaptability through module selection. This segmentation avoids the speed penalty of software reconfiguration by using hardware-specialized processing units.

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The system achieves dynamic adaptability through hardware-based mode switching rather than software reconfiguration. The power managing unit dynamically selects between CGA and VLIW modules based on operation type, providing adaptability to task changes while maintaining fast hardware-level processing speeds, avoiding the performance overhead associated with software-based reconfiguration.

Inventive Principle:

Principle #15Dynamics

Data Source

PatentUS9304967B2Reconfigurable processor using power gating, compiler and compiling method thereof

Publication Date: 2016.04.05 SAMSUNG ELECTRONICS CO LTD

AI summary

Provided is a reconfigurable processor that may process a first type of operation in first mode using a first group of functional units, and process a second type of operation in second mode using a second group of functional units. The reconfigurable processor may selectively supply power to either the first group or the second group, in response to a mode-switch signal or a mode-switch instruction.