Refresh Control Device Randomizing Latch Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing integration of semiconductor memory devices leads to enhanced coupling effects between word lines, causing data loss and damage due to the 'word line disturbance' phenomenon, where frequently activated word lines affect adjacent word lines, resulting in data deterioration and refresh failures.
Innovation Solution
A refresh control device and memory device are developed, incorporating a latch controller with multiple oscillators, counters, and binary code generators to randomize the operation of latches during smart refresh operations, preventing synchronization with precharge signals and generating random binary code signals to synchronize multiple addresses, thereby reducing the row hammer phenomenon and improving refresh efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If word lines are frequently activated for data input and output operations, then data access speed and operational efficiency are improved, but coupling effects between contiguous word lines increase causing data damage and refresh failures
Solution Approach 1:
The patent implements dynamic address selection during refresh operations by randomizing the row address latch timing. Instead of using a fixed periodic refresh schedule, the system dynamically adjusts when to latch addresses based on random binary code signals, preventing consistent coupling patterns that cause row hammer effects while maintaining refresh effectiveness
Solution Approach 2:
The patent uses periodic oscillation signals from multiple oscillators to control the timing of address latching during refresh operations. By combining periodic signals with random binary code modulation, the system creates a refresh pattern that is periodically structured yet randomized in timing, reducing cumulative coupling effects on adjacent word lines
2Reliability
If multiple oscillators and random binary code generators are added to randomize address operations, then row hammer phenomenon is reduced and data integrity is improved, but device complexity increases
Solution Approach 1:
The patent combines multiple oscillators and a binary code generator into a unified refresh control device that outputs a single latch enable signal. The oscillators generate base timing signals while the binary code generator provides randomization, and these functions are merged through logic circuits to produce the final control signal, reducing the need for separate complex control mechanisms
Solution Approach 2:
The patent introduces a binary code generator as an intermediary component that translates deterministic oscillator signals into randomized control patterns. This intermediary layer converts simple periodic signals into complex randomized timing patterns without requiring direct complex control logic, simplifying the overall control architecture while achieving randomization
Data Source
AI summary
A refresh control device, and a memory device may be provided. The latch controller may include a first oscillator configured to generate a first oscillation signal, and a second oscillator configured to generate a second oscillation signal. The latch controller may be configured to receive a precharge signal and prevent the second oscillation signal from being synchronized with the precharge signal.