ReRAM Programming Circuitry with Access Transistor Current Limiting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing ReRAM devices face damage during programming due to large current spikes caused by capacitance dump, leading to stress on the solid electrolyte layer and potential device failure, as existing current limiting solutions do not adequately address this issue.
Innovation Solution
Positioning the n-channel access transistor in the drain circuit as a current limiter, applying programming voltage in pulses with increasing gate bias, and using a variable ramp bias on the bit line to minimize the electric field initially, thereby controlling the filament formation and limiting damage to the solid electrolyte layer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a current limiting device is placed on the bit line to limit avalanche current during programming, then device damage is reduced, but the capacitance dump spike current is not adequately controlled
Solution Approach 1:
The n-channel access transistor is pre-configured with its source connected to ground and gate biased near threshold voltage before programming begins. This preliminary setup ensures the transistor is ready to immediately limit current when the programming voltage is applied and capacitance dump occurs, preventing harmful current spikes before they can damage the device.
Solution Approach 2:
The n-channel access transistor serves as an intermediary current limiting device positioned between the bit line and ReRAM device. It mediates the harmful capacitance dump spike current by controlling its flow through the device, allowing necessary programming current while blocking excessive current that would cause damage.
2Manufacturing precision
If programming voltage is applied to form metal filament through the electrolyte, then ReRAM device is programmed to low resistance state, but solid electrolyte layer suffers damage
Solution Approach 1:
The gate voltage of the n-channel access transistor is dynamically adjusted during the programming process. Starting near threshold voltage to limit current during filament formation, the gate voltage is increased to allow higher current as the filament develops. This dynamic control enables precise management of the electric field stress on the solid electrolyte layer throughout the programming sequence.
Solution Approach 2:
The programming process uses periodic voltage pulses applied to the bit line, with the n-channel access transistor controlling current during each pulse. The pulsed nature of the programming voltage, combined with the transistor's current limiting action during each pulse cycle, allows controlled filament growth while providing recovery periods that reduce cumulative stress on the solid electrolyte layer.
3Productivity
If voltage is applied across ReRAM device to program it, then metal filament diffuses through electrolyte, but large current spike occurs causing device failure
Solution Approach 1:
The n-channel access transistor provides automatic feedback-based current limiting during programming. As the gate voltage is adjusted, the transistor responds to changes in voltage and current conditions, automatically modulating its resistance to maintain current within safe limits. This feedback mechanism enables fast programming while preventing current spikes that would cause device failure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach prevents significant current increases during voltage drops, allows controlled filament growth, and reduces power dissipation, thereby minimizing stress on the ReRAM device and enhancing its endurance by preventing damage to the solid electrolyte layer.
Implementation Method 1
During programming an electric field (e-field) is presented across the device by placing appropriate potentials on the bit lines and word lines to which the cell is connected
Implementation Method 2
The e-field increases until it causes breakdown of the electrolyte as the metal filament diffuses through the electrolyte from the ion source side of the device
Implementation Method 3
A capacitor 24 depicted in dashed lines represents the capacitance of output node 22 which is shared by many ReRAM cells
Implementation Method 4
p-channel transistor 16 has a voltage Vref of, for example 2.3V placed on its gate and acts as a current limiting device that supplies a current determined by the value of Vref
Data Source
AI summary
A method for programming a ReRAM cell including a ReRAM device connected in series with an access transistor includes biasing the ReRAM cell with a programming potential that configures the access transistor in a common-source configuration and applying at least one programming voltage pulse to a gate of the access transistor, the programming voltage pulse having a magnitude selected to limit programming current to a preselected value.