Reset Level Shifting Circuit With Switchable Quiescent Current Path

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In wearable and handheld electronic products, level shifting circuits used to transmit reset signals across different voltage domains contribute to significant standby power consumption due to quiescent currents, which is a challenge in optimizing low power consumption.

Innovation Solution

A reset signal transmission circuit is designed with a level shifting circuit and a switching circuit that includes PMOS and NMOS field effect transistors, where the switching circuit controls the disconnection of the quiescent current path in the level shifting circuit, effectively reducing standby power consumption by disconnecting the static circuit path after signal transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a level shifting circuit is used to transmit reset signals across voltage domains, then signal transmission functionality is achieved, but standby power consumption increases due to quiescent currents

Engineering Contradiction:
Improvesignal transmission capabilityVSAvoidstandby power consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by stationary object

Solution Approach 1:

The patent applies the dynamics principle by making the quiescent current path dynamically controllable through switching circuits. The level shifting circuit transitions from a static always-on configuration to a dynamic configuration where the quiescent current path can be selectively enabled or disabled. Switching circuits (including PMOS and NMOS transistors) control the connection state of the quiescent current path based on system operation mode, allowing the circuit to adapt its power consumption characteristics to match actual signal transmission needs.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements periodic action by using switching circuits that periodically enable or disable the quiescent current path according to system state. During active signal transmission, the switching circuits enable the quiescent current path; during standby periods, they disable it. This periodic enabling/disabling of the current path aligns power consumption with actual operational requirements, reducing overall standby power consumption while maintaining signal transmission capability when needed.

Inventive Principle:
Principle #19Periodic action

2Speed

If the quiescent current path remains connected to ensure signal transmission readiness, then system responsiveness is improved, but power consumption increases

Engineering Contradiction:
Improvesystem responsivenessVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent applies preliminary action by pre-configuring the level shifting circuit with the capability for rapid activation of the quiescent current path. Switching circuits are positioned and designed to enable quick transition from standby to active state. When signal transmission is required, the switching circuits rapidly enable the quiescent current path, ensuring minimal delay in system responsiveness while avoiding continuous power consumption during standby periods.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The circuit efficiently transmits reset signals between voltage domains while minimizing standby power consumption by disconnecting the quiescent current path, thereby optimizing power usage in low-power electronic systems.

Implementation Method 1

a first PMOS field effect transistor, where a source terminal of the first PMOS field effect transistor is connected to a power supply of the second voltage domain, a gate terminal of the first PMOS field effect transistor is connected to the reset signal output terminal of the level shifting circuit, and a drain terminal of the first PMOS field effect transistor is connected to the quiescent current path in the level shifting circuit

Methodology Applied
Scientific EffectField effect transistor operation: Conduction (electrical)

Data Source

PatentUS12095457B2Reset signal transmission circuits, chips, and electronic devices
Publication Date: 2024.09.17 HEFEI WHALE MICRO-ELECTRONICS CO LTD
  • US12095457B2 patent drawing
  • US12095457B2 patent drawing
  • US12095457B2 patent drawing

AI summary

Provided are a reset signal transmission circuit, a chip and an electronic device. The reset signal transmission circuit comprises a level shifting circuit and a first switching circuit, wherein the level shifting circuit is configured to transmit a reset signal from a first voltage domain to a second voltage domain, and the power supply voltage of the first voltage domain is lower than the power supply voltage of the second voltage domain. The first terminal of the first switching circuit is connected to the power supply signal input terminal of the level shifting circuit, and the second terminal of the first switching circuit is connected to the reset signal output terminal of the level shifting circuit. The first switching circuit is configured to control the disconnection of a quiescent current path in the level shifting circuit.