Resistive Memory Buffer for Drift Stabilization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Nonvolatile memory devices using resistance change materials face challenges in data storage due to resistance drift phenomena, which can lead to errors when reading data from reset-state resistive memory cells if the resistance drift has not sufficiently progressed, necessitating a method to ensure stabilization time for reliable data retrieval.
Innovation Solution
A memory device architecture with a first memory cell array for primary data storage and a second buffer memory cell array that temporarily stores data for a stabilization time period, allowing for reliable data retrieval by reading from either array based on the stabilization status of the data, and a control circuit that manages data writing and reading considering the resistance drift phenomenon.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If data is written to reset-state resistive memory cells immediately, then data storage speed is improved, but reading errors occur due to insufficient resistance drift progression
Solution Approach 1:
The patent applies preliminary action by pre-writing first data (e.g., '1' or '0') to the buffer memory cell array before the resistance drift phenomenon fully progresses in the main memory cell array. This preliminary data placement ensures that when data needs to be read, stable data is already available in the buffer, eliminating reading errors while maintaining high storage speed. The control circuit monitors resistance drift progression and triggers data copying at the optimal moment.
Solution Approach 2:
The buffer memory cell array serves as an intermediary between the main memory cell array and the read operation. It temporarily holds data that has undergone sufficient resistance drift stabilization, acting as a buffer that decouples the speed of data writing from the requirements of reliable data reading. This intermediary structure allows the system to maintain high writing speed while ensuring reading reliability through selective data copying.
2Reliability
If a buffer memory is implemented using SRAM, then data stabilization is ensured, but device size increases
Solution Approach 1:
The patent applies homogeneity by implementing the buffer memory cell array using the same resistive memory cells and architecture as the main memory cell array, rather than using heterogeneous SRAM technology. This allows the buffer to leverage the inherent resistance drift characteristics of resistive memory cells, ensuring data stabilization while maintaining compatibility with the existing memory structure and avoiding the area overhead associated with SRAM buffers.
Solution Approach 2:
The patent changes the operational parameters of the resistive memory cells by utilizing the resistance drift phenomenon as a timing mechanism. Instead of relying on external SRAM buffering, the system adjusts the data copying timing based on resistance drift progression, allowing the same resistive memory cells to serve dual purposes: main storage and stabilization buffer, thereby reducing overall device size while maintaining reliability.
3Speed
If the buffer memory cell array stores all data, then reading speed is improved, but device complexity increases
Solution Approach 1:
The patent applies partial action by having the buffer memory cell array store only a subset of data - specifically, data that requires stabilization due to ongoing resistance drift in the main array. Rather than duplicating all data, the control circuit selectively copies only the necessary portion to the buffer, reducing the buffer size and simplifying management while still achieving fast reading for critical data.
Solution Approach 2:
The patent segments the memory system into two functional regions: the main memory cell array for primary data storage and the buffer memory cell array for stabilization-specific data. This segmentation allows each region to be optimized for its specific function, with the control circuit managing data distribution between them based on resistance drift status, thereby improving reading speed for stabilized data without requiring the entire system to operate at maximum complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Ensures reliable data storage and retrieval by providing a buffer for data stabilization, reducing errors associated with resistance drift and allowing for high-speed data processing while minimizing device size, as the buffer can be implemented using resistive memory cells rather than SRAM, maintaining performance without increasing device size.
Implementation Method 1
resistance drift phenomena, which can lead to errors when reading data from reset-state resistive memory cells if the resistance drift has not sufficiently progressed
Data Source
AI summary
A resistive memory element or device includes: a first, main, memory cell area including a plurality of first resistive memory cells; and a second, buffer, memory cell area including a plurality of second resistive memory cells. The first resistive memory cells of the main memory cell area are configured to store data therein, and the second resistive memory cells of the buffer memory cell area are configured to temporarily store portions of the data therein for at least a stabilization time period while the portions of the data stabilize in the main memory cell area.