Resistive Memory Cell Stabilizing Impedance Resetting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional resistive memory cells face instability in impedance value resetting, leading to errors in data reading and reliability issues.
Innovation Solution
A resistive memory cell design incorporating two transistors and two resistors, where the transistors are coupled with bit lines and reference voltages, and the resistors' impedance states determine stored data, allowing for accurate data interpretation without a reference memory cell, and enabling control of sensing margin by adjusting impedance values.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional resistive memory cell design is used, then device complexity is reduced, but reliability deteriorates due to unstable impedance value resetting
Solution Approach 1:
The resistive memory cell is divided into two independent resistor units (first resistor and second resistor), each with its own transistor control. This segmentation allows independent control and stabilization of impedance values for each resistor, improving reliability without requiring a complete redesign of the entire memory cell structure.
Solution Approach 2:
The patent introduces feedback mechanisms through the transistor-controlled resistor configuration, where the impedance state of each resistor is monitored and controlled through its associated transistor. This feedback enables stable impedance resetting and prevents reading errors, directly addressing the reliability issue.
2Reliability
If impedance value control is improved, then reliability is enhanced, but manufacturing precision requirements increase
Solution Approach 1:
The patent utilizes parameter changes in the resistor impedance values to achieve stable reading. By controlling the impedance states of the resistors through transistor switching, the system can adjust impedance parameters to ensure reliable data reading without requiring extremely tight manufacturing tolerances on the resistor values themselves.
3Measurement precision
If sensing margin is enhanced, then data reading accuracy is improved, but device complexity increases
Solution Approach 1:
The patent introduces dynamic control of the resistor impedance values through transistor switching. The impedance states can be dynamically adjusted during reading operations to enhance the sensing margin, allowing the system to adapt to varying conditions and improve reading accuracy without requiring a more complex static structure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design enhances data reading accuracy and reliability by stabilizing impedance values, reducing errors, and conserving area and power consumption.
Implementation Method 1
a first resistor and a second resistor... the impedance states of the first resistor and the second resistor... whether the first resistor and the second resistor are in a combination of different states being setting state or the resetting state
Data Source
AI summary
A resistive memory apparatus and a memory cell thereof are provided. The resistive memory cell includes a first transistor, a second transistor, a first resistor and a second resistor. First and second terminals of the first transistor are respectively coupled to a first bit line and a reference voltage. First and second terminals of the second transistor are respectively coupled to a second bit line and the reference voltage. The first resistor is serially coupled on a coupling path between the first terminal of the first transistor and the first bit line, or on a coupling path between the second terminal of the first transistor and the reference voltage. The second resistor is serially coupled on a coupling path between the first terminal of the second transistor coupled and the second bit line, or on a coupling path between the second terminal of the second transistor and the reference voltage.