Resistive Memory Leakage Current Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Resistive memory devices face challenges in managing leakage current, which leads to undesirable electrical charge loss and inefficiencies in data storage and retrieval, particularly in achieving high memory cell integration density, non-volatile data storage, and low power consumption.
Innovation Solution
An operating method for resistive memory devices that involves measuring leakage current and adjusting inhibit voltages based on control signals generated from analyzing forward and reverse leakage current patterns, using a lookup table and power generators to optimize voltage levels across wordlines and bitlines, thereby minimizing power consumption and improving data access speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If leakage current is not managed, then memory cell integration density can be increased, but electrical charge loss increases and power consumption rises
Solution Approach 1:
The patent implements a feedback mechanism where leakage current is measured during test mode or power-up mode, and the measurement results are used to adjust inhibit voltages in normal operation mode. The control signal generator creates control signals based on leakage current measurements, which then modulate the inhibit voltages applied to non-selected memory cells, forming a closed-loop feedback system that dynamically optimizes power consumption while maintaining high integration density
Solution Approach 2:
The patent changes the parameter of inhibit voltage levels based on measured leakage current characteristics. By analyzing forward and reverse leakage current patterns and using lookup tables to determine optimal voltage levels, the system dynamically adjusts the inhibit voltage parameters to minimize power consumption while preventing charge loss, thereby resolving the contradiction between high density and low power usage
2Loss of energy
If leakage current is measured and inhibit voltages are adjusted, then power consumption is reduced, but device complexity increases
Solution Approach 1:
The patent segments the memory cell array into selected and non-selected cells, applying different voltage levels to each segment. The inhibit voltage is selectively applied only to non-selected memory cells, and the segmentation allows separate measurement and control of leakage current characteristics for different cell regions, reducing the overall complexity of the control system while achieving power savings
Solution Approach 2:
The patent performs leakage current measurement during test mode or power-up mode before normal memory operations begin. This preliminary action allows the system to characterize leakage current properties in advance and store the results for use during normal operation, eliminating the need for continuous measurement and reducing real-time computational complexity
3Productivity
If leakage current is measured during normal memory operation, then real-time optimization is achieved, but measurement time and operational disruption increase
Solution Approach 1:
The patent implements periodic measurement during normal memory operations at predetermined intervals or under specific conditions. Rather than continuous measurement, the system performs measurements periodically to track leakage current changes over time, achieving real-time optimization while minimizing operational disruption and reducing total measurement time
Solution Approach 2:
The patent enables the memory device to self-diagnose and self-optimize by performing leakage current measurement and automatic inhibit voltage adjustment without external intervention. The device uses its own operational data to trigger measurements and adjust parameters, eliminating the need for external testing equipment and reducing time loss associated with manual measurement and configuration
Data Source
AI summary
An operating method for a resistive memory device includes; applying a bias control voltage to a memory cell array of the resistive memory device, measuring leakage current that occurs in the memory cell array in response to the applied bias control voltage to generate a measuring result, generating a control signal based on the measuring result, and adjusting a level of the bias control voltage in response to the control signal.