Adaptive Resistive Memory Control Circuitry for Low-Power Local Processing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern electronic devices face power consumption issues due to frequent off-chip memory accesses and CPU operations, leading to reduced battery life and increased thermal dissipation, especially in IoT and AI applications, where conventional memory solutions are inefficient and latency-prone.
Innovation Solution
Implementing a resistive memory array with integrated adaptive memory management and control circuitry (AMMC) that enables localized processing within the memory, reducing power consumption by transitioning components between active and sleep states, and optimizing power and performance through adaptive management.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If off-chip memory accesses are used, then memory capacity can be increased, but power consumption increases significantly (30-60× higher)
Solution Approach 1:
The patent merges the memory array with processing circuitry to form an integrated memory device. The processing circuitry is embedded within or closely coupled to the memory array, allowing computations to be performed at the memory location itself. This integration eliminates the need for frequent off-chip memory accesses while maintaining high memory capacity, thereby reducing power consumption by keeping the CPU in low-power states.
Solution Approach 2:
The patent introduces an intermediary processing circuitry layer between the CPU and the memory array. This intermediary can perform computations locally using data from the memory array without requiring CPU intervention or off-chip transfers. The intermediary acts as a bridge that enables power-efficient data processing while maintaining access to large memory capacity.
2Speed
If CPU operates continuously to process data, then processing speed is maintained, but power consumption increases (200-3000× during ON state)
Solution Approach 1:
The patent enables the memory array to perform self-processing through embedded processing circuitry. The memory can autonomously execute computations, perform error correction, and process data locally without requiring continuous CPU operation. This self-service capability allows the system to maintain processing functionality while the CPU remains in low-power states, dramatically reducing overall power consumption.
Solution Approach 2:
The patent segments the processing function from the CPU by embedding processing circuitry within the memory array. This segmentation allows processing operations to be distributed across multiple locations (memory cells and embedded circuitry) rather than centralized in the CPU. The processing circuitry can be activated selectively based on data processing needs, enabling power-efficient operation while maintaining processing capability.
3Quantity of substance
If off-chip memory accesses are frequent, then data can be loaded from external storage, but latency increases and system efficiency decreases
Solution Approach 1:
The patent merges the data storage array with processing circuitry in a single integrated device. This integration allows data to be processed and made available locally without requiring off-chip transfers. The processing circuitry can immediately access and process data from the memory array, eliminating the latency associated with off-chip memory accesses and significantly improving system efficiency.
4Productivity
If memory is accessed frequently for processing, then data can be processed, but thermal power dissipation increases
Solution Approach 1:
The patent enables the memory array to perform self-processing operations including error correction, data validation, and computation using embedded processing circuitry. These self-service operations eliminate the need for frequent CPU-mediated memory accesses, thereby reducing thermal power dissipation while maintaining data processing capability. The processing circuitry within the memory can operate independently to handle data processing tasks.
Solution Approach 2:
The patent applies local quality by embedding processing circuitry specifically within or adjacent to the memory array, creating a localized processing region. This local processing capability allows data to be processed at the point of storage without requiring system-wide CPU involvement. The localized processing reduces the overall energy consumption and thermal dissipation associated with frequent off-chip memory accesses while maintaining high data processing capability.
Data Source
AI summary
An adaptive memory management and control circuitry (AMMC) to provide extended test, performance, and power optimizing capabilities for a resistive memory is disclosed herein. In one embodiment, a resistive memory comprises a resistive memory array and an Adaptive Memory Management and Control circuitry (AMMC) that is coupled to the resistive memory array. The AMMC is configured with extended test, reliability, performance and power optimizing capabilities for the resistive memory.