Resistive Memory Device Non-Linear Current Pulse Programming
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current resistive memory devices face inefficiencies in write operations due to linearly increasing current pulses, which make it difficult to predictably and controllably change resistance levels, leading to challenges in achieving high memory cell integration density, nonvolatile data storage, and high operating speeds.
Innovation Solution
The method involves applying non-linearly increasing current pulses to resistive memory cells, with each successive pulse incrementing by a greater difference, allowing for more uniform and predictable resistance changes, thereby improving the efficiency and speed of write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If linearly increasing current pulses are used for write operations, then the write operation can be performed, but the resistance changes are difficult to predict and control
Solution Approach 1:
The patent changes the parameter of current pulse increment from linear to non-linear. Specifically, the current pulses are designed to increase by progressively larger amounts (first difference, then second difference greater than the first), creating a non-linear progression that better predicts and controls resistance changes in the resistive memory cells.
Solution Approach 2:
The patent introduces dynamic adjustment in the current pulse sequence. Instead of a static linear increment, the system dynamically adapts the pulse magnitude at each step, with the increment itself changing over time. This dynamic approach allows the write operation to respond to the actual state of memory cells, improving both predictability and efficiency.
2Productivity
If non-linearly increasing current pulses are applied, then write operation efficiency is improved, but the complexity of controlling current sequences increases
Solution Approach 1:
The patent segments the write operation into distinct steps with specific current pulses. Each step (first current pulse, second current pulse with first difference, third current pulse with second difference) is a separate controllable unit. This segmentation simplifies control by breaking down the complex non-linear sequence into manageable discrete stages, each with defined parameters.
3Productivity
If conventional write operations are used, then basic writing function is achieved, but memory cell integration density is limited
Solution Approach 1:
The patent optimizes the current pulse parameters (amplitude, width, and non-linear increment pattern) to achieve more uniform and predictable resistance changes. This improved control over resistance states enables higher memory cell integration density while maintaining reliable data storage, as cells can be more precisely programmed and distinguished.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the efficiency and speed of write operations in resistive memory devices by ensuring more uniform resistance changes, addressing the limitations of linear pulse increments and improving memory performance.
Implementation Method 1
applying a first current pulse to each of the plurality of memory cells; applying a second current pulse that increases by a first difference compared to the first current pulse to each of the plurality of memory cells to which the first current pulse is applied
Data Source
AI summary
A method of programming memory cells of a resistive memory device includes; applying a first current pulse to each of the plurality of memory cells; applying a second current pulse that increases by a first difference compared to the first current pulse to each of the plurality of memory cells to which the first current pulse is applied; and applying a third current pulse that increases by a second difference compared to the second current pulse to each of the plurality of memory cells to which the second current pulse is applied, wherein the first through third current pulses non-linearly increase, and the second difference is greater than the first difference.