Resistive Memory Retention Tuning With Self-Erasing Data States
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing data storage technologies lack efficient mechanisms for tunable short-term data retention without requiring external timer circuits and memory buffers, which are necessary for secure data deletion and energy-efficient data management.
Innovation Solution
Utilizing phase change materials with tunable crystallization dynamics to implement resistive memory devices that automatically revert to a default state after a predefined retention period, eliminating the need for external timers and buffers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a fixed retention period is implemented in memory devices, then data management is simplified, but adaptability to different usage scenarios is reduced
Solution Approach 1:
The patent implements a dynamic retention period mechanism where the retention time is not fixed but can be adjusted based on usage patterns and data characteristics. The system automatically modifies retention periods to balance between data accessibility and storage efficiency, resolving the contradiction between adaptability and complexity.
Solution Approach 2:
The invention changes the retention period parameter from a static value to a variable parameter that can be modified based on different operational contexts. This allows the memory device to adapt retention behavior to various usage scenarios while maintaining manageable complexity through automated parameter adjustment.
2Loss of information
If retention periods are extended to maintain more data, then data availability is improved, but energy consumption increases
Solution Approach 1:
The patent employs periodic retention strategies where data is retained for varying periods based on access patterns. The system periodically reviews and adjusts retention status of data, maintaining only recently accessed or critical data in accessible states while transitioning less important data to lower-power states, thus balancing data availability with energy consumption.
Solution Approach 2:
The invention dynamically adjusts retention period parameters based on data importance and access patterns. By changing retention parameters selectively rather than uniformly extending all retention periods, the system maintains data availability for critical data while reducing overall energy consumption associated with prolonged retention.
3Productivity
If data is retained longer to reduce re-fetch operations, then productivity is improved, but memory resources are consumed longer
Solution Approach 1:
The patent applies partial retention strategies where not all data is retained equally long. The system identifies and retains only the most frequently accessed or critical data for extended periods, while allowing less important data to be discarded sooner. This partial action approach improves productivity for critical operations while conserving memory resources overall.
Solution Approach 2:
The invention implements variable retention parameters that change based on data characteristics and access patterns. By adjusting retention parameters selectively rather than applying uniform long retention to all data, the system achieves improved productivity for critical data access while reducing total memory resource consumption over time.
Data Source
Figure 1~2
Figure 3~4B
Figure 5~6
AI summary
The invention is notably directed to a device comprising a plurality of resistive memory elements. The plurality of resistive memory elements comprises a resistive material. The device is configured to apply programming pulses to a subset of the plurality of resistive memory elements to perform a temporary resistance change of the resistive material of the subset for a predefined retention period, thereby programming the subset of the plurality of resistive elements from a first resistance state corresponding to a first binary state to a second resistance state corresponding to a second binary state. The device is configured such that a resistance of the subset of the plurality of resistive elements reverts automatically during the predefined retention period from the second resistance state to the first resistance state by an inherent material property of the resistive material, thereby automatically deleting the second binary state.