Resistive Memory Cell Self-Reference Reading for Accurate State Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing storage devices face challenges in accurately determining the resistance state of memory cells due to similar current-voltage characteristics in different resistance states, leading to uncertainties in data reading.

Innovation Solution

The storage device employs a self-reference reading method with a switching element and a variable resistance memory element, utilizing different time periods for determining the resistance state by comparing voltage differences, and includes a determination operation controller to accurately read data based on these differences.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional reading methods are used to determine resistance state, then the reading process is simple, but the determination accuracy is low due to similar current-voltage characteristics in different resistance states

Engineering Contradiction:
Improvedetermination accuracyVSAvoidreading operation complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by performing a first read operation to obtain initial voltage information before the final determination. This preliminary reading allows the system to capture voltage characteristics at a specific time point (e.g., 0.5 microseconds) before the memory cell fully settles, providing additional data that enhances determination accuracy without requiring complex hardware modifications.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements periodic action by conducting multiple sequential read operations (first read, second read) with different timing characteristics. The first read operates during a specific time window to capture transient voltage information, while the second read provides reference data. This periodic sampling approach enables accurate differentiation between resistance states by comparing voltage profiles over time, resolving the contradiction between simple operation and accurate determination.

Inventive Principle:
Principle #19Periodic action

2Productivity

If voltage is applied continuously to maintain switching element in ON state, then data reading can be performed, but time consumption increases due to extended read period

Engineering Contradiction:
Improvereading speedVSAvoidread period duration
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent applies the skipping principle by rushing through the critical measurement window. Instead of maintaining the read operation for the full settling time of the memory cell, the system captures the essential voltage information at an optimized time point (e.g., 0.5 microseconds) that occurs before the cell fully settles. This allows the read operation to complete quickly while still obtaining sufficient data for accurate determination, thereby reducing time loss without sacrificing productivity.

Inventive Principle:
Principle #21Skipping (Rushing through)

Solution Approach 2:

The patent implements self-service by utilizing the natural voltage transient behavior of the memory cell itself during the switching element's ON state. The system does not require external intervention or extended timing to force a reading; instead, it captures the voltage information that naturally occurs during the cell's settling process. This self-service approach enables fast reading by leveraging the cell's own electrical characteristics rather than imposing additional time-consuming measurement protocols.

Inventive Principle:
Principle #25Self-service

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach allows for precise determination of the resistance state, enhancing the accuracy of data reading by distinguishing between low and high resistance states through controlled voltage transitions and time period adjustments.

Implementation Method 1

a variable resistance memory element capable of exhibiting both a first resistance state and a second resistance state having a greater resistance than the first resistance state

Methodology Applied
Scientific EffectVariable resistance effect: Electrical Resistance

Implementation Method 2

the switching element having characteristics of transitioning from an OFF state to an ON state when a voltage applied between two terminals of the switching element increases to a first voltage, and of transitioning from the ON state to the OFF state when the voltage applied between the two terminals decreases to a second voltage lower than the first voltage

Methodology Applied
Scientific EffectVoltage threshold switching: Electrical Resistance

Data Source

PatentUS20260080924A1Storage device
Publication Date: 2026.03.19 KIOXIA CORP
  • US20260080924A1 patent drawing
  • US20260080924A1 patent drawing
  • US20260080924A1 patent drawing

AI summary

According to embodiments, a storage device includes a memory cell connected between first and second wires, the memory cell including a variable resistance memory element and a switching element, and the storage device further includes a controller configured to: set the switching element to an ON state at a first time point, and obtain a voltage to be determined applied between the first and second wires when a first time period elapses; set the variable resistance memory element to a reference resistance state during a write period; set the switching element to the ON state at a second time point, and obtain a reference voltage applied between the first and second wires when a second time period different from the first time period elapses; and determine, based on the voltage to be determined and the reference voltage, a resistance state to be determined of the variable resistance memory element.