Reversed MTJ Layer Order for Differential STT-MRAM Writing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Spin-transfer torque magnetoresistive random access memories (STT-MRAM) face challenges in accurately reading and writing data due to variations in resistance states of magnetic tunnel junction (MTJ) elements, leading to read disturb errors and inefficiencies in bit cell operation, particularly when using single MTJ elements with fixed reference thresholds.
Innovation Solution
The configuration employs pairs of MTJ elements with complementary resistance states, where one is in a high resistance state and the other in a low resistance state, using the same switching and current bias supply configuration, allowing for self-referenced comparison and reduced risk of read disturb errors, while maintaining manufacturing simplicity by depositing layers in consistent orders across the circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If opposite polarity write currents are applied to two MTJ elements in a bit cell, then reliable writing of complementary resistance states is achieved, but circuit complexity increases due to requiring polarity switching devices
Solution Approach 1:
The patent applies asymmetry by reversing the layer order in the second MTJ element relative to the first MTJ element. Specifically, the pinned layer and free layer positions are swapped between the two MTJ elements, which causes them to respond differently to the same polarity current. This asymmetric configuration enables both MTJ elements to be written using currents of the same polarity, eliminating the need for polarity switching devices while maintaining reliable writing of complementary resistance states.
2Reliability
If read current amplitude is limited to prevent read disturb errors, then MTJ element stability is maintained, but reading precision may be compromised
Solution Approach 1:
The patent introduces a reference voltage as an intermediary in the reading process. The sense amplifier compares the voltage developed across the MTJ element with this reference voltage to determine the resistance state. This intermediary reference voltage enables precise reading by providing a stable comparison baseline, allowing the use of higher read current amplitudes that improve signal strength without causing read disturb errors, since the decision threshold is determined by the reference voltage rather than by limiting the current itself.
3Productivity
If two MTJ elements are used per bit cell for self-referenced comparison, then selection rate improves, but circuit area increases
Solution Approach 1:
The patent merges the functionality of two MTJ elements into a single bit cell, where both elements are used simultaneously for self-referenced comparison during reading operations. By configuring the two MTJ elements with reversed layer orders and connecting them to share common bit lines and sense amplifiers, the patent achieves improved selection rate and reliability without proportionally increasing circuit area, as the two elements work together cooperatively rather than independently.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration optimizes the balance between selection rate and circuit area usage, reduces the risk of read disturb errors, and allows for reliable operation by using the same switching arrangements for both single and dual MTJ bit cells, enhancing the reliability and efficiency of STT-MRAM devices.
Implementation Method 1
Spin-transfer torque magnetoresistive random access memories (STT-MRAM) are nonvolatile memories that store changeable bit data values in the relative orientations of magnetic fields in one or more magnetic terminal junction (MTJ) elements
Implementation Method 2
A binary data value is represented in an MTJ element, by orienting the changeable magnetic layer parallel to the fixed magnetic layer, which is a low resistance state, or anti-parallel, which is a high resistance state
Data Source
AI summary
A magnetoresistive memory has first and second magnetic tunnel junction (MTJ) elements operated differentially, each with a pinned magnetic layer and a free magnetic layer that can have field alignments that are parallel or anti-parallel, producing differential high and low resistance states representing a bit cell value. Writing a high resistance state to an element requires an opposite write current polarity through the pinned and free layers, and differential operation requires that the two MTJ elements be written to different resistance states. One aspect is to arrange or connect the layers in normal and reverse order relative to a current bias source, thereby achieving opposite write current polarities relative to the layers using the same current polarity relative to the current bias source. The differentially operated MTJ elements can supplement or replace single MTJ elements in a nonvolatile memory bit cell array.