ROM Cell Isolation Transistor for STI Stress and Lithography Margin
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional ROM cell designs face challenges with shrinking transistor sizes, leading to lithography process margin issues, pattern lifting, line-end shortening, and contact landing problems, which affect read current and threshold voltage matching, and are exacerbated by poly spacing and STI stress effects, resulting in poor performance and yield.
Innovation Solution
A semiconductor memory cell array with an elongated continuous active region and a differential bit line pair, utilizing at least 1.5 transistors per memory cell, including an isolation transistor biased in an off state, and employing differential sensing to encode logic values, which alleviates STI stress and poly spacing effects by maintaining even gate spacing across the array.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If conventional ROM cell designs use single end circuits to detect data state, then the circuit complexity is reduced, but the read speed decreases due to significant transistor transition and settling times
Solution Approach 1:
The patent inverts the traditional single-end sensing approach by using differential sensing. Instead of detecting a pull-down on a single bit line, the circuit detects voltage differences between two complementary bit lines (BL and BLB), where one line is pulled up while the other is pulled down. This differential approach provides stronger signal drive and faster settling time, resolving the speed-complexity contradiction.
Solution Approach 2:
The patent changes the sensing parameter from single-ended voltage detection to differential voltage detection. By measuring the voltage difference between two bit lines rather than the absolute voltage on one line, the sensing amplifier achieves faster response and better noise immunity, improving read speed without significantly increasing circuit complexity.
2Area of moving object
If cell size is reduced to achieve higher integration density, then the area per cell decreases, but lithography process margins and manufacturing precision deteriorate
Solution Approach 1:
The patent merges the sensing function into the memory cell structure itself by using the bit line pull-up/pull-down transistors as part of the sensing mechanism. This integration eliminates the need for separate sensing circuits, reducing overall cell area while maintaining adequate lithography margins through optimized transistor sizing and layout.
Solution Approach 2:
The patent transitions from planar cell layout to a three-dimensional stacked configuration where bit lines, word lines, and transistors are arranged in multiple layers. This vertical stacking reduces the planar footprint of each cell while maintaining sufficient spacing for lithography processes, effectively decoupling cell area from manufacturing precision constraints.
3Productivity
If poly spacing and STI stress effects are present in small island cell environments, then device drive current and threshold voltage matching deteriorate, but reducing cell size increases integration density
Solution Approach 1:
The patent applies different design rules and transistor sizing to specific locations within the cell array. By locally optimizing the dimensions and doping profiles of transistors in high-stress regions, the design compensates for STI stress effects and poly spacing variations, maintaining threshold voltage matching stability across the array while achieving high integration density.
Solution Approach 2:
The patent changes physical parameters such as transistor channel width, length, and doping concentrations to compensate for stress effects. By adjusting these parameters based on location and stress conditions, the design maintains consistent device characteristics across the array, enabling high density integration without sacrificing reliability.
4Ease of manufacture
If contact is positioned at line-end to simplify layout, then manufacturing complexity is reduced, but contact landing margin and reliability deteriorate
Solution Approach 1:
The patent introduces asymmetric contact positioning where critical contacts are deliberately placed away from line-ends even though this increases layout complexity. By positioning contacts at locations with adequate landing margins and avoiding line-end regions, the design improves contact reliability and reduces manufacturing defects, accepting the trade-off of slightly more complex routing.
Data Source
AI summary
A semiconductor memory cell array includes an elongated continuous active region. First and second pass transistors are formed in the elongated continuous active region and form part of first and second adjacent memory cells, respectively, of a column of memory cells in the array. An isolation transistor is formed in the elongated continuous active region between the first and second pass transistors and biased in an off state. First and second word lines are coupled to the gates of the pass transistors for applying a reading voltage. The array includes a differential bit line pair including first and second bit lines, a first logic value being encoded into the memory cells by connecting the pass transistors to the first bit line and a second logic value being encoded into the memory cells by connecting the pass transistors to the second bit line.