Multi-Layer ROM Memory Cell Area Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor ROM designs face challenges in achieving smaller size, higher density, and flexibility in programming, as they are limited by the need for single-layer programming which results in wasted space and inflexibility in manufacturing processes.
Innovation Solution
The use of at least two layers, such as the diffusion and contact layers, or the diffusion and via layers, to program ROM memory cells, allowing for reduced area usage and increased efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If single-layer programming is used in ROM fabrication, then the manufacturing process is simpler, but the ROM area efficiency deteriorates and density is reduced
Solution Approach 1:
The patent transitions from single-layer programming to multi-layer programming, adding a vertical dimension to the manufacturing process. By utilizing multiple process layers (such as diffusion layer, contact layer, and via layer), the invention achieves better area efficiency and density without sacrificing manufacturing feasibility, as each layer contributes to the final programmed state.
Solution Approach 2:
The programming function is segmented across multiple process layers rather than being concentrated in a single layer. Each layer (diffusion, contact, via) performs a portion of the programming task, allowing for more efficient use of space while distributing the manufacturing complexity across manageable segments.
2Device complexity
If single-layer programming is used, then manufacturing complexity is reduced, but programming flexibility deteriorates
Solution Approach 1:
By adding the dimension of multiple process layers, the invention enables programming flexibility to be enhanced without proportionally increasing manufacturing complexity. The multi-layer approach allows different programming scenarios to be achieved by selectively modifying specific layers, providing adaptability while keeping each individual layer's fabrication relatively simple.
3Quantity of substance
If multi-layer programming is used, then ROM density is improved, but manufacturing complexity increases
Solution Approach 1:
The increased manufacturing complexity is segmented across standard process layers that are already part of the semiconductor fabrication workflow. By utilizing existing layer structures (diffusion, contact, via layers) for programming purposes, the invention achieves higher density without introducing entirely new complex manufacturing steps, thereby managing complexity through segmentation of functions across established process layers.
4Area of stationary object
If multi-layer programming is used, then area efficiency is improved, but process steps increase
Solution Approach 1:
The process layers (diffusion, contact, via layers) are given multi-functionality, serving both their traditional structural/interconnection purposes and the additional programming function. This universality allows the same layers to contribute to both device operation and programming, thereby improving area efficiency without requiring separate dedicated programming layers that would further increase process steps and reduce throughput.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach results in more area-efficient ROMs with reduced power consumption and faster access times, while maintaining cost-effectiveness despite the need for additional masks.
Implementation Method 1
when wordline 12 is asserted high, diffusion layer 20 becomes conductive and bitline 14 is pulled low. Asserting wordline 12 high charges diffusion layer 20 and causes it to conduct, creating a connection between bitline contact 22 and ground diffusion wire 24
Data Source
AI summary
A ROM memory cell has significantly less total area than previously known ROM memory cells. Instead of using only one layer in the manufacturing process to program the memory cells, at least two layers are used to program the memory cells. This flexibility allows the memory cell to be reduced in area, which in turn produces a ROM that is more area efficient and consequently lower in cost. As the bitline length and capacitance are reduced, the speed and power consumption are also improved.