Bit Line Regulator for RRAM Control Precision

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current RRAM technologies face challenges in efficiently regulating bit lines and managing the states of resistive elements in memory cells, particularly during forming, write, and reset operations, which affects data storage and retrieval efficiency.

Innovation Solution

The introduction of a bit line regulator that includes a capacitor divider, connecting to the intermediate sense line, allows for the regulation of bit lines based on the state of the resistive element, enhancing transistor strength and improving data exchange and storage operations in RRAM cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a bit line regulator is introduced to regulate bit lines based on resistive element state, then control precision over bit lines is improved, but device complexity increases

Engineering Contradiction:
Improvecontrol precisionVSAvoiddevice complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

A bit line regulator is introduced as an intermediary component between the bit line and the memory cell. The regulator includes a control circuit that senses the resistive state of the resistive element and dynamically adjusts the bit line voltage accordingly. This mediator enables precise control of bit line voltage levels during forming, write, and read operations without requiring complex modifications to the fundamental memory cell structure.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The bit line regulator is implemented as a separate, modular component that can be independently controlled and optimized. The regulation function is segmented from the memory cell operation, allowing the bit line voltage to be independently adjusted based on the resistive element state. This segmentation enables precise control while maintaining clear functional boundaries and simplifying the overall system architecture.

Inventive Principle:
Principle #1Segmentation

2Reliability

If forming signals are transmitted during forming operation with bit line regulator, then reliability of resistive element state management is improved, but use of energy increases

Engineering Contradiction:
ImprovereliabilityVSAvoiduse of energy
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The bit line regulator performs preliminary actions by pre-charging bit lines to appropriate voltage levels before forming operations and by maintaining optimal voltage conditions during the process. The regulator proactively manages bit line voltage based on detected resistive element states, ensuring that forming signals are transmitted under optimal conditions. This preliminary preparation improves forming reliability while minimizing energy waste from repeated or failed forming attempts.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10916303B2Resistive memory apparatus and method of operating a resistive memory apparatus
Publication Date: 2021.02.09 NXP USA INC
  • US10916303B2 patent drawing
  • US10916303B2 patent drawing
  • US10916303B2 patent drawing

AI summary

A resistive memory apparatus and a method of operating a resistive memory apparatus are disclosed. In an embodiment, a resistive memory apparatus can include a memory cell that includes at least two transistors and a resistive element. The resistive memory apparatus can further include a bit line through which data is exchanged with the memory cell, wherein the bit line electronically interconnects with the memory cell, and a bit line regulator connected to the bit line. The bit line regulator can regulate the bit line based on the state of the resistive element. The forming signals and voltage settings can be transmitted over the bit line regulator and across the bit line to the memory cell.