RRAM Device With Dual Resistive Switching Layers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current non-volatile memory devices face challenges such as sub-threshold slope non-scaling, increased power dissipation, and poor reliability due to transistor down-scaling, and existing alternatives like FeRAM, MRAM, and PCRAM have limitations in CMOS compatibility, switching speed, and endurance.
Innovation Solution
A resistive switching device utilizing a stack of multiple switching materials, including a first switching material for switching and a second material for suppressing leakage current, with specific voltage amplitudes to control states and suppress leakage, suitable for non-volatile memory applications and compatible with CMOS processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Volume of moving object
If transistor down-scaling is continued to increase memory density, then device size is reduced, but short channel effect degrades device performance and reliability
Solution Approach 1:
The patent transitions from transistor-based memory to resistive switching memory, fundamentally changing the operating principle from field-effect to resistance-based switching. This parameter change enables continued scaling to sub-100nm dimensions while avoiding short channel effects, as the resistive switching mechanism is not constrained by the same physical limitations as FETs.
Solution Approach 2:
The patent replaces the mechanical/electrical field control mechanism of transistors with an electrical resistance-based switching mechanism. By substituting the FET control approach with resistive switching materials and structures, the system achieves scaling compatibility without suffering from short channel effects that plague conventional transistor-based memories.
2Volume of moving object
If transistor down-scaling is continued, then memory density increases, but power dissipation increases
Solution Approach 1:
The patent changes the fundamental operating parameter from voltage-controlled field effect to resistance-based switching. This enables lower operating voltages and reduced power consumption, as resistive switching can be achieved with smaller voltage amplitudes compared to transistor switching, thereby reducing power dissipation while maintaining high density.
3Speed
If FeRAM or MRAM is used to achieve fast switching, then switching speed improves, but fabrication is not CMOS compatible and device size is large
Solution Approach 1:
The patent employs composite material structures combining organic switching materials with inorganic electrodes and dielectric layers. This composite approach enables CMOS-compatible fabrication processes while achieving fast switching characteristics, as the organic materials can be deposited using standard semiconductor manufacturing techniques and integrated with existing CMOS device structures.
Solution Approach 2:
The patent designs a universal memory structure that can be integrated with standard CMOS fabrication processes. The resistive switching device serves multiple functions: fast non-volatile storage, CMOS compatibility through standard deposition techniques, and scalable geometry. The crossbar array configuration further enhances universality by enabling high-density integration without requiring specialized manufacturing processes.
4Speed
If PCRAM is used to achieve fast switching, then switching speed improves, but switching requires high power
Solution Approach 1:
The patent changes the switching mechanism from phase change (requiring high power for melting and crystallization) to resistive switching with lower power requirements. By using organic materials that switch resistance states through smaller voltage amplitudes, the system achieves fast switching speeds without the high power consumption associated with PCRAM's phase transition process.
5Ease of manufacture
If organic RAM is used to achieve CMOS compatibility, then fabrication compatibility improves, but device reliability is poor
Solution Approach 1:
The patent creates a composite structure where organic switching materials are combined with robust inorganic electrodes and dielectric layers. This composite approach maintains CMOS fabrication compatibility while improving device reliability through the stabilizing influence of the inorganic components, which provide mechanical support, electrical contact, and process stability during standard semiconductor manufacturing.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution provides a high-density memory device with improved switching speed, reliability, and endurance, while suppressing leakage current, enabling efficient write, read, and erase operations in a crossbar array configuration.
Implementation Method 1
a first switching material for switching
Implementation Method 2
a second material for suppressing leakage current
Data Source
AI summary
A non-volatile memory device includes a first electrode, a resistive switching material stack overlying the first electrode. The resistive switching material stack comprising a first resistive switching material and a second resistive switching material. The second resistive switching material overlies the first electrode and the first resistive switching material overlying the second resistive switching material. The first resistive switching material is characterized by a first switching voltage having a first amplitude. The second resistive switching material is characterized by a second switching voltage having a second amplitude no greater than the first switching voltage. A second electrode comprising at least a metal material physically and electrically in contact with the first resistive switching material overlies the first resistive switching material.