RRAM Isolation Transistor for Sneak Current Suppression
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current RRAM cells face challenges in manufacturing techniques and operation stability, which affect their performance in nonvolatile memory applications.
Innovation Solution
A nonvolatile memory design incorporating a first and second memory unit, each with a bipolar-variable-resistance transistor and control transistor, connected through driving circuits, and an isolation transistor to electrically isolate them, along with a fin structure and inter-layer dielectric layer to manage current flows and resistance states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If RRAM cells are used for nonvolatile memory, then data storage capability is achieved, but manufacturing precision and operation stability are insufficient
Solution Approach 1:
The memory cell is segmented into distinct functional components: a bipolar-variable-resistance transistor for resistance state control and a control transistor for selective activation. This segmentation allows independent optimization of each component, improving manufacturing precision while maintaining reliability.
Solution Approach 2:
The patent implements local quality by assigning specific functions to specific regions: the bipolar-variable-resistance transistor provides variable resistance characteristics in the channel region, while the control transistor provides selective switching capability. This localized functional differentiation enhances overall device stability and manufacturability.
2Productivity
If multiple memory units are integrated to increase storage capacity, then productivity is improved, but electrical isolation between units becomes challenging
Solution Approach 1:
An isolation transistor is introduced as an intermediary component between adjacent memory units. This isolation transistor acts as an electrical mediator that can be selectively activated to prevent sneak currents from interfering with adjacent memory cells, enabling higher density integration while maintaining signal integrity.
3Adaptability or versatility
If bipolar-variable-resistance transistors are used, then multiple stable resistance states are achieved, but device complexity increases
Solution Approach 1:
The bipolar-variable-resistance transistor serves multiple functions: it provides the variable resistance characteristic for data storage, acts as a selective switch for bit-line connection, and enables multiple stable resistance states for multi-level cell operation. This multi-functionality reduces the need for additional dedicated components, thereby managing device complexity while enhancing versatility.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design enhances the stability and performance of RRAM cells by allowing for multiple stable resistance states and efficient current management, improving the overall operation and manufacturing efficiency of nonvolatile memory devices.
Implementation Method 1
resistive random access memory (RRAM) cells are nonvolatile memory cells that store information by changes in its electrical resistance, not by the changes in charge storage. The resistance of the RRAM cell varies according to an applied voltage, so as to store information.
Data Source
AI summary
A first memory unit includes a first bipolar-variable-resistance and a first control transistor. This first memory unit is configured to provide a function of a flash memory with first bipolar-variable-resistance transistor serving as a storage. In addition, a second bipolar-variable-resistance transistor and a second control transistor with the same structure as first memory unit can be used to serve as a second memory unit. An isolation transistor is connected between the first memory unit and the second memory unit. The isolation transistor can electrically isolate the first memory unit and the second memory unit from each other, thereby preventing sneak current from flowing between arrays among memory circuits.