RRAM Switching Oxide Stack Engineering for Low Current Operation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Providing low current RRAM-based crossbar array circuits with high resistance states and efficient power consumption for In-Memory Computing applications is technically challenging.

Innovation Solution

The use of a switching oxide stack with alternately stacked base oxide layers, such as TaOx, HfOx, and TiOx, and discontinuous oxide layers like Al2O3, formed using Atomic Layer Deposition or co-sputter deposition technologies, which increases resistance and reduces Set/Reset current, enabling analog behaviors and multi-states storage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If conventional RRAM structures are used, then device density is achieved, but current consumption is high and power efficiency is poor

Engineering Contradiction:
Improvepower consumptionVSAvoidcurrent consumption
Core Design Contradiction:
Loss of energyVSProductivity

Solution Approach 1:

The switching oxide layer is segmented into multiple thin sub-layers (e.g., five 2nm layers instead of one 10nm layer), creating a multi-layer stack structure. This segmentation increases the overall resistance of the RRAM device, thereby reducing the current required for switching operations and improving power efficiency

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent employs composite oxide materials including TaOx, HfOx, TiOx, ZrOx, and other metal oxides in alternating layers. These composite material structures provide optimized electrical characteristics that enable low-current operation while maintaining non-volatile memory functionality

Inventive Principle:
Principle #40Composite materials

2Loss of energy

If resistance is increased for better power efficiency, then Set/Reset current is reduced, but device performance may deteriorate

Engineering Contradiction:
ImproveSet/Reset currentVSAvoiddevice performance
Core Design Contradiction:
Loss of energyVSReliability

Solution Approach 1:

The patent systematically varies critical parameters including oxide layer thickness (2nm per layer), number of layers (5 layers), material composition ratios, and deposition conditions to optimize the balance between resistance and switching performance. This parameter optimization ensures low Set/Reset current while maintaining reliable device operation

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

Different oxide materials are strategically positioned in specific layers of the stack, with each layer having optimized local composition and thickness. This local quality optimization allows different regions of the switching oxide to perform specialized functions, achieving both low current operation and high reliability

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution increases the resistance of RRAM devices in both low and high resistance states, enhancing power efficiency and data retention, while allowing for progressive voltage/current sweeps, making it suitable for In-Memory Computing applications.

Implementation Method 1

The switching oxide stack includes one or more base oxide layers and one or more discontinuous oxide layers alternately stacked... increases resistance and reduces Set/Reset current

Methodology Applied
Scientific EffectElectrical Resistance: Electrical Resistance

Implementation Method 2

formed using Atomic Layer Deposition or co-sputter deposition technologies

Methodology Applied
Scientific EffectAtomic Layer Deposition: Deposition (physical)

Implementation Method 3

formed using Atomic Layer Deposition or co-sputter deposition technologies

Methodology Applied
Scientific EffectSputtering: Sputtering

Data Source

PatentUS11616196B2Low current RRAM-based crossbar array circuit implemented with switching oxide engineering technologies
Publication Date: 2023.03.28 TETRAMEM INC
  • US11616196B2 patent drawing
  • US11616196B2 patent drawing
  • US11616196B2 patent drawing

AI summary

Switching oxide engineering technologies relating to low current RRAM-based crossbar array circuits are disclosed. An apparatus, in some implementations, includes: a substrate; a bottom electrode formed on the substrate; a switching oxide stack formed on the bottom electrode. The switching oxide stack includes one or more base oxide layers and one or more discontinuous oxide layers alternately stacked; An apparatus further includes a top electrode formed on the switching oxide stack. The base oxide layer includes TaOx, HfOx, TiOx, ZrOx, or a combination thereof. The discontinuous oxide layer includes Al2O3, SiO2, Si3N4, Y2O3, Gd2O3, Sm2O3, CeO2, Er2O3, or the combination thereof.