Segmented Hafnium Oxide Ferroelectric Memory for Inter-Cell Crosstalk
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Ferroelectric memories face degradation in memory characteristics due to interference between adjacent memory cells when scaled down, leading to erroneous writing and data corruption.
Innovation Solution
The memory device incorporates a layered structure with hafnium oxide films, where one region is crystallized in an orthorhombic structure for ferroelectricity under word lines and another region is crystallized in a different structure for paraelectricity between word lines, physically segmenting ferroelectrics and reducing inter-cell interference.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If ferroelectric memory is scaled down to increase integration density, then productivity and storage capacity improve, but memory characteristics degrade due to inter-cell interference
Solution Approach 1:
The ferroelectric layer is segmented into multiple regions with different crystal orientations. Specifically, first regions have a c-axis oriented substantially perpendicular to the substrate, while second regions have a c-axis oriented substantially parallel to the substrate. This segmentation isolates the ferroelectric regions, preventing polarization interference between adjacent memory cells and maintaining reliable memory characteristics at scaled dimensions.
Solution Approach 2:
Different regions of the ferroelectric layer are given different local qualities through controlled crystal orientation. The first regions are engineered to exhibit strong ferroelectric properties with perpendicular c-axis orientation for active memory storage, while the second regions are engineered with parallel c-axis orientation to exhibit weakened or suppressed ferroelectricity, serving as isolation regions. This local differentiation resolves the inter-cell interference problem while maintaining high integration density.
2Volume of moving object
If ferroelectric memory is scaled down, then device size reduces, but interference between adjacent memory cells increases causing erroneous writing
Solution Approach 1:
The ferroelectric layer is divided into first regions with perpendicular c-axis orientation and second regions with parallel c-axis orientation. This segmentation creates isolated ferroelectric domains that prevent polarization crosstalk between adjacent memory cells, eliminating erroneous writing even at reduced device sizes.
Solution Approach 2:
The second regions with parallel c-axis orientation act as intermediary isolation layers between the first regions containing active memory cells. These intermediary regions suppress polarization extension and prevent interference from propagating between adjacent memory cells, thereby eliminating erroneous writing.
3Ease of manufacture
If uniform ferroelectric structure is used, then manufacturing is simpler, but polarization inversion interferes between adjacent cells
Solution Approach 1:
The invention introduces local quality variations in the ferroelectric layer by creating regions with different crystal orientations (perpendicular vs. parallel c-axis). This local differentiation is achieved through controlled deposition conditions or post-deposition heat treatment, which are relatively simple processes that can be integrated into existing manufacturing workflows. The local quality variation effectively suppresses polarization interference while maintaining ease of manufacture.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration suppresses the degradation of memory characteristics due to inter-cell interference, maintaining data integrity and reliability even at scaled-down sizes.
Implementation Method 1
a first insulating film including a first region located between the first conductive layer and the third conductive layer and a second region located between the insulating layer and the third conductive layer. The first region includes hafnium oxide whose main crystal structure is orthorhombic.
Implementation Method 2
The first region includes hafnium oxide whose main crystal structure is orthorhombic. The second region includes hafnium oxide whose main crystal structure is crystal structure other than orthorhombic.
Data Source
AI summary
A memory device according to an embodiment includes a first conductive layer extending in a first direction, a second conductive layer extending in the first direction, a third conductive layer extending in a second direction intersecting the first direction, an insulating layer containing aluminum oxide provided between the first conductive layer and the second conductive layer, and a first insulating film including a first region located between the first conductive layer and the third conductive layer and a second region located between the insulating layer and the third conductive layer. The first region includes hafnium oxide mainly formed as an orthorhombic. The second region includes hafnium oxide mainly formed as crystals other than the orthorhombic.