Memory Select Line Voltage Control for Leakage Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory technologies face challenges in preventing data loss and damage to memory devices during write operations, particularly due to uncontrolled voltage levels on unselected select lines, which can lead to punch through voltage and excessive leakage across select transistors.
Innovation Solution
The implementation of a memory system with word line drivers that control the voltage of both word lines and select lines, allowing for the adjustment of unselected select lines to prevent damage by coupling them to different voltage settings based on the asserted state of the word lines, thereby managing voltage levels during write operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If voltage levels on select lines are not controlled during write operations, then write operations can be performed, but data loss and damage to memory devices occur due to punch through voltage and excessive leakage
Solution Approach 1:
The patent combines the voltage control functions for multiple select lines into a single unified control mechanism. The select line voltage controller simultaneously manages voltage levels across all select lines based on word line assertion states, eliminating the need for separate control circuits for each select line and thereby preventing data loss without proportionally increasing complexity
Solution Approach 2:
The patent applies equipotentiality by maintaining controlled voltage levels on unselected select lines to prevent punch-through effects. By keeping unselected select lines at appropriate voltage potentials (ground or negative voltage), the system prevents harmful voltage differentials that would cause leakage and data loss, while selected select lines are allowed to reach higher voltages for write operations
2Productivity
If voltage levels on unselected select lines are high, then write operations can proceed, but punch through voltage causes damage to select transistors
Solution Approach 1:
The patent applies preliminary anti-action by proactively controlling the voltage levels on unselected select lines before write operations occur. The select line voltage controller preemptively sets unselected select lines to safe voltage levels (ground or negative) in response to detected word line assertion states, preventing punch-through damage before it can occur during subsequent write operations
Solution Approach 2:
The select line voltage controller serves as an intermediary between the word line drivers and the select lines. It monitors word line assertion states and mediates the voltage levels applied to select lines, allowing high voltages only when appropriate (when the corresponding word line is asserted) and maintaining safe voltages otherwise, thus preventing damage while enabling productive write operations
3Ease of operation
If voltage control is simplified, then device operation is easier, but leakage and punch through cannot be prevented
Solution Approach 1:
The select line voltage controller operates in a self-service manner by automatically adjusting select line voltages based on detected word line assertion states. The controller monitors the operational state of the memory array and autonomously configures appropriate voltage levels on select lines without requiring external intervention, thereby maintaining data protection while keeping the control mechanism simple and self-regulating
Solution Approach 2:
The patent implements feedback by having the select line voltage controller continuously monitor word line assertion states and adjust select line voltages accordingly. This feedback mechanism ensures that voltage levels are dynamically adapted to current operational conditions, providing reliable data protection through automated voltage regulation while maintaining ease of operation through a single integrated control unit
Data Source
AI summary
A memory includes a plurality of word line drivers with each driver controlling the voltage of a word line and the voltage of a select line during a memory operation. The driver operates to couple the select line to a first voltage setting terminal when the word line is asserted and couple the select line to a second voltage setting terminal when the word line is not asserted.