Self-Biased Comparator Relaxation Oscillator for Stable Frequency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional relaxation oscillators require separate circuits for comparators and current sources, leading to high power consumption, large silicon area usage, and variability in oscillator frequency due to process and temperature corners.
Innovation Solution
A relaxation oscillator design incorporating a self-biased comparator stage that integrates the comparators and voltage reference circuit as a single module, reducing power consumption and area footprint, and ensuring consistent transitions across various conditions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate circuits for comparators and current sources are used, then the oscillator can operate reliably, but the silicon area and power consumption increase significantly
Solution Approach 1:
The patent combines the current source circuitry directly within the comparator structure, sharing current sources between multiple comparators. This integration eliminates separate current source circuits, reducing silicon area while maintaining reliable comparator operation through shared biasing infrastructure.
Solution Approach 2:
The current sources are designed to serve multiple comparators simultaneously, allowing a single current source circuit to provide biasing current to several comparators. This multi-functional approach reduces the total number of current source circuits needed, thereby reducing overall silicon area consumption.
2Reliability
If separate circuits for comparators and current sources are used, then the oscillator can operate reliably, but the power consumption increases
Solution Approach 1:
By merging current source circuits with comparator structures and enabling sharing of current sources across multiple comparators, the patent reduces the total number of active circuits. This consolidation decreases overall power consumption while maintaining the reliability needed for proper oscillator operation.
Solution Approach 2:
The shared current sources provide biasing current to multiple comparators, reducing the total power draw compared to having dedicated current sources for each comparator. This multi-functional current source design lowers overall power consumption while ensuring all comparators operate reliably.
3Device complexity
If conventional comparator circuits are used, then the design is simple, but the propagation delays vary substantially across process corners
Solution Approach 1:
The patent employs self-biased comparator circuits where the biasing parameters are automatically adjusted based on process conditions. This dynamic parameter adjustment compensates for process corner variations, maintaining consistent propagation delays across different manufacturing conditions without significantly increasing circuit complexity.
Solution Approach 2:
The comparator circuits are designed with self-biasing mechanisms that automatically adjust their operating parameters based on process variations. This self-service approach allows the comparators to maintain consistent propagation delays across process corners without requiring external calibration or complex compensation circuits.
Data Source
AI summary
A relaxation oscillator for generating an output clock signal includes an RC circuit, a self-biased comparator stage, and a logic circuit. The RC circuit generates first and second comparator input signals that are provided to the self-biased comparator stage. The self-biased comparator stage includes first and second input stages and a voltage reference circuit. Each of the first and second input stages in conjunction with the voltage reference circuit forms a comparator, i.e., first and second comparators corresponding to the first and second input stages, respectively. The self-biased comparator stage generates first and second comparator output signals, based on the first and second comparator input signals. The first and second comparator output signals are provided to the logic circuit that generates the output clock signal.