Semiconductor Cell Contact Plug Formation via Sacrificial Layer Expansion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing semiconductor device manufacturing processes face challenges in precisely controlling the formation of cell contact plugs, leading to potential punch-through failures and electrical performance degradation due to residual oxide layers and dielectric liners between the cell contact plug and gate electrodes.
Innovation Solution
A method involving the formation of a mold stack with alternating insulating and sacrificial layers, where a preliminary pad structure with a stepped shape is created, followed by the expansion of sacrificial layers to form extension portions, and subsequent replacement with gate electrodes and liner structures, ensuring precise etching and minimizing the presence of dielectric liners in the cell contact hole.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional cell contact plug formation processes are used, then the manufacturing process is simple, but residual oxide layers and dielectric liners remain between the cell contact plug and gate electrodes, causing punch-through failures and electrical performance degradation
Solution Approach 1:
The patent applies preliminary action by forming extension portions from sacrificial layers before forming the cell contact hole. These extension portions protrude into the cell contact hole and serve as pre-positioned structures that prevent residual dielectric liners from remaining between the cell contact plug and gate electrodes, thereby eliminating punch-through failures before they can occur during subsequent processing steps.
Solution Approach 2:
The extension portions formed from sacrificial layers act as intermediary structures during the cell contact hole formation process. These intermediaries fill the space between the gate electrodes and the cell contact plug, ensuring complete removal of residual oxide layers and dielectric liners, and then are replaced by the gate electrodes themselves, thus mediating the interface between the cell contact plug and gate electrodes without leaving harmful residues.
2Manufacturing precision
If conventional patterning processes are used, then the manufacturing process is fast, but the precision of cell contact plug formation is insufficient, leading to potential failures
Solution Approach 1:
The patent performs preliminary patterning to form extension portions from sacrificial layers that protrude into the cell contact hole region before the actual cell contact hole etching. This preliminary structuring ensures precise definition of the cell contact plug formation area, as the extension portions serve as etch stop layers and position references, thereby improving manufacturing precision without requiring additional post-etch correction steps.
Solution Approach 2:
The patterning process is segmented into multiple stages: first forming extension portions from sacrificial layers, then forming the cell contact hole through the extension portions, and finally replacing the extension portions with gate electrodes. This segmentation allows each step to be optimized independently, with the extension portions providing precise spatial control for the cell contact hole formation, thereby improving overall manufacturing precision.
3Reliability
If etching processes are used to form cell contact holes, then the cell contact structure is created, but etching materials like fluorine penetrate into the channel structure, degrading electrical performance
Solution Approach 1:
The extension portions formed from sacrificial layers serve as intermediary protective structures during the cell contact hole etching process. These extension portions are positioned at the interface between the cell contact hole and the channel structure, acting as barriers that prevent etching materials like fluorine from penetrating into the channel structure, thereby protecting the electrical performance while still allowing the cell contact hole to be formed.
Solution Approach 2:
The patent applies preliminary anti-action by forming extension portions from sacrificial layers before the etching process. These extension portions are specifically designed to counteract the harmful effect of etching material penetration by providing a physical barrier and etch stop layer that prevents fluorine and other etching materials from reaching and degrading the channel structure, thus preemptively neutralizing the harmful effect.
Data Source
AI summary
A semiconductor device and a method of manufacturing the same. The method may include: forming a mold stack that includes a plurality of insulating layers alternately arranged with a plurality of sacrificial layers; forming a preliminary pad portion by sequentially patterning the mold stack; forming a cell contact hole that extends through the preliminary pad portion and the sacrificial layer portions; forming a first extension portion and a plurality of second extension portions by laterally expanding the preliminary pad portion and the sacrificial layer portions; forming a first insulating liner and a sacrificial ring pattern in the first extension portion; forming an oxide liner and an insulating ring pattern in the second extension portions; forming a sacrificial plug within the cell contact hole; and replacing the sacrificial layers with gate electrodes and replacing the preliminary pad portion, the first insulating liner, and the sacrificial ring pattern with a pad portion.


