Semiconductor Structure with Dummy Layer for MEMS

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The surface roughness and abnormal grain formation in aluminum nitride and scandium-doped aluminum nitride layers during semiconductor manufacturing processes, such as lithography and etching, lead to poor c-axis orientation and increased energy loss in piezoelectric layers, affecting the performance of microelectromechanical systems (MEMS) devices.

Innovation Solution

Incorporating dummy layers with planarized surfaces to provide a smooth interface for subsequent piezoelectric layer formation, reducing surface roughness to less than 0.4 nm and preventing the amplification of undesired c-axis orientation, thereby enhancing the crystalline structure and piezoelectric properties.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If lithography and etching processes are performed on aluminum nitride and scandium-doped aluminum nitride layers, then MEMS device performance is improved, but surface roughness increases and abnormal grains form

Engineering Contradiction:
ImproveMEMS device performanceVSAvoidsurface roughness
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

A planarized dummy layer is formed over the piezoelectric layer before subsequent processing steps. This preliminary action creates a smooth surface that prevents abnormal grain formation and maintains low surface roughness during lithography and etching processes, resolving the contradiction between device performance and manufacturing precision

Inventive Principle:
Principle #10Preliminary action

2Loss of energy

If scandium is doped into aluminum nitride to enhance piezoelectric properties, then energy density increases, but abnormal grain formation occurs

Engineering Contradiction:
Improveenergy densityVSAvoidgrain structure
Core Design Contradiction:
Loss of energyVSStability of the object's composition

Solution Approach 1:

A dummy layer is introduced as an intermediary between the scandium-doped piezoelectric layer and the overlying structures. This intermediary layer isolates the piezoelectric layer from direct exposure to processing conditions that cause abnormal grain formation, allowing the benefits of scandium doping (high energy density) to be realized without the harmful compositional changes

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The use of dummy layers results in highly oriented piezoelectric layers with reduced energy loss, improving the quality and performance of MEMS devices, sensors, and other applications by maintaining a smooth surface and preventing the formation of abnormal grains.

Implementation Method 1

Thin film piezoelectric materials may offer a number of advantages in microelectromechanical systems (MEMS), due to the large motions that can be generated

Methodology Applied
Scientific EffectPiezoelectric effect: Piezoelectric Effect

Implementation Method 2

a first piezoelectric layer is formed over the substrate

Methodology Applied
Scientific EffectSputtering: Sputtering

Data Source

PatentUS11581476B2Semiconductor structure and method for manufacturing thereof
Publication Date: 2023.02.14 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11581476B2 patent drawing
  • US11581476B2 patent drawing
  • US11581476B2 patent drawing

AI summary

A semiconductor structure is provided. The semiconductor structure includes a substrate, a first piezoelectric layer, and a first dummy layer. The first piezoelectric layer is over the substrate, and the first piezoelectric layer has a first top surface. The first dummy layer is over the first piezoelectric layer, and the first dummy layer has a second top surface. And an average roughness of the first top surface is greater than an average roughness of the second top surface. A method for manufacturing the semiconductor structure is also provided.