Power Semiconductor Edge Termination via Embedded Charge Storage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor devices face challenges in enduring high electric fields during operation, particularly power semiconductors like IGBTs and diodes, which require effective edge terminations to block high voltages safely, and existing solutions do not adequately ensure long-term stability and reliability.
Innovation Solution
A power semiconductor device with an electrically insulating layer structure embedding local regions for storing charge carriers, where these regions have dimensions less than 200 nm and are distributed over the semiconductor substrate, reducing electric fields and enhancing durability by shielding external fields.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Strength
If edge terminations are used to block high voltages, then voltage blocking capability is improved, but device complexity increases
Solution Approach 1:
The patent changes the physical and chemical parameters of the insulating layer by embedding charged nanoparticles (with specific size ranges of 1-100 nm) and adjusting their concentration (10^18-10^20 particles per cm³). This modifies the electrical field distribution parameters within the layer, enabling high voltage blocking (up to 6500V) through controlled charge density rather than complex structural designs.
Solution Approach 2:
The patent creates a composite insulating layer structure by combining base insulating material (such as silicon oxide, silicon nitride, or aluminum oxide) with charged nanoparticles (metal, semiconductor, or ceramic particles). This composite approach provides both the electrical insulation properties needed for voltage blocking and the field-shielding effect from the charged particles, reducing the need for additional complex edge termination structures.
2Reliability
If passivation layers are applied to ensure long-term stability, then reliability is improved, but charge carrier leakage increases
Solution Approach 1:
The charged nanoparticles embedded in the insulating layer act as intermediary charge storage sites that mediate between the high voltage blocking requirement and the prevention of charge carrier leakage. These particles capture and hold charge carriers that would otherwise leak through the passivation layer, converting harmful leakage current into stored charge that generates beneficial shielding fields.
Solution Approach 2:
The patent modifies the electrical parameters of the insulating layer by introducing charged particles with specific charge densities and size distributions. This changes the charge transport properties of the layer, creating energy barriers that prevent charge carrier leakage while maintaining long-term stability through the stable embedding of particles in the insulating matrix.
3Duration of action of stationary object
If electric fields are reduced at interfaces, then device durability is improved, but charge storage capacity must be increased
Solution Approach 1:
The patent applies local quality by concentrating charged nanoparticles specifically at critical interfaces (such as the interface between the insulating layer and passivation layer or molding material) where electric field reduction is most needed for durability. The local charge density is optimized in these regions rather than uniformly distributing charge throughout the entire device structure.
Solution Approach 2:
The patent optimizes the charge storage capacity by adjusting the concentration, size, and charge state of embedded nanoparticles. By controlling parameters such as particle diameter (1-100 nm), charge density (10^18-10^20 particles per cm³), and charge polarity, the system achieves sufficient charge storage to generate shielding fields that protect interfaces while maintaining acceptable device performance.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution effectively reduces maximal electric fields at the interface between the insulating layer and passivation or molding materials, improving the reliability and durability of semiconductor devices by minimizing charge transfer to the substrate and maintaining charge neutrality within the insulating layer.
Implementation Method 1
A charge stored by the one or more local regions for storing charge carriers embedded within the electrically insulating layer structure causes an electric field of more than 1*10^5 volts per meter at an interface between the electrically insulating layer structure and a passivation layer or between the electrically insulating layer structure and a molding material of a package of the semiconductor device
Implementation Method 2
The electrically insulating layer structure embeds one or more local regions for storing charge carriers... reducing electric fields and enhancing durability by shielding external fields
Data Source
AI summary
A power semiconductor device includes a semiconductor substrate including at least one electrical structure. The at least one electrical structure has a blocking voltage of more than 20V. Further, the power semiconductor device includes an electrically insulating layer structure formed over at least a portion of a lateral surface of the semiconductor substrate. The electrically insulating layer structure embeds one or more local regions for storing charge carriers. Further, the one or more local regions includes in at least one direction a dimension of less than 200 nm.