Semiconductor Membrane Shielding Doping Region Parasitic Capacitance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices such as pressure sensors, microphones, and acceleration sensors face challenges in achieving high mechanical stability and reducing parasitic capacitance, which affects their signal-to-noise ratio and production yield due to the transfer of topography steps during membrane deposition.

Innovation Solution

The semiconductor device incorporates a membrane structure with a suspension region laterally positioned on a semiconductor substrate, featuring a shielding doping region and an adjacent doping region of different conductivity types, forming a p-n junction to create a depletion layer for electrical insulation, thereby reducing parasitic capacitance and avoiding topography steps that could influence mechanical properties.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If a membrane structure is formed directly on the semiconductor substrate surface, then the membrane structure can be simply manufactured, but topography steps are transferred to the membrane structure which reduces mechanical stability

Engineering Contradiction:
Improvemanufacturing simplicityVSAvoidmechanical stability
Core Design Contradiction:
Ease of manufactureVSStability of the object's composition

Solution Approach 1:

A planarization layer is introduced as an intermediary between the semiconductor substrate and the membrane structure. This layer fills the cavities and smooths the surface topography, preventing the transfer of topography steps to the membrane structure while maintaining manufacturing simplicity through a single deposition step.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The semiconductor substrate surface is segmented into different regions (first region with shielding doping region and second region with adjacent doping region) to create a planarized surface. This segmentation allows the membrane structure to be formed on a flat surface without transferring substrate topography, thereby improving mechanical stability.

Inventive Principle:
Principle #1Segmentation

2Volume of moving object

If the membrane structure is placed close to the semiconductor substrate, then the device size is reduced, but parasitic capacitance increases which reduces signal-to-noise ratio

Engineering Contradiction:
Improvedevice sizeVSAvoidparasitic capacitance
Core Design Contradiction:
Volume of moving objectVSObject-generated harmful factors

Solution Approach 1:

An insulation layer is introduced as an intermediary between the membrane structure and the semiconductor substrate. This layer electrically isolates the membrane structure from the substrate, reducing parasitic capacitance while maintaining a compact device structure. The insulation layer acts as a mediator that prevents direct electrical contact between conductive elements.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The insulation properties are applied locally at the interface between the membrane structure and the semiconductor substrate. By providing electrical isolation only where needed (at the suspension region interface), the design reduces parasitic capacitance without increasing overall device size, maintaining compact dimensions while improving signal-to-noise ratio.

Inventive Principle:
Principle #3Local quality

3Object-generated harmful factors

If doping regions are used for electrical insulation, then parasitic capacitance is reduced, but the device structure becomes more complex

Engineering Contradiction:
Improveparasitic capacitanceVSAvoidstructure complexity
Core Design Contradiction:
Object-generated harmful factorsVSDevice complexity

Solution Approach 1:

The electrical insulation function is merged with the existing doping regions already present in the semiconductor substrate. The shielding doping region and adjacent doping region are combined to form a depletion layer that provides electrical isolation. This merging approach reduces parasitic capacitance without adding separate insulation structures, thereby maintaining relatively simple device architecture.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The doping regions serve multiple functions: they provide electrical insulation to reduce parasitic capacitance, create a planarized surface through the depletion layer, and maintain structural integrity. This multi-functionality reduces the need for additional components, keeping the device structure relatively simple while achieving electrical isolation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the electrical properties of the membrane structure, improves mechanical stability, and increases production yield by minimizing parasitic capacitance and avoiding structural weak points, allowing for more cost-effective production and improved signal-to-noise ratios.

Implementation Method 1

The first region of the surface of the semiconductor substrate is formed by a surface of a shielding doping region of the semiconductor substrate. In addition, the shielding doping region of the semiconductor substrate adjoins an adjacent doping region. Furthermore, the adjacent doping region forms at least one part of the surface of the semiconductor substrate in the region of the cavity. Furthermore, the adjacent doping region has a first conductivity type and the shielding doping region has a second conductivity type.

Methodology Applied
Scientific Effectp-n junction: Diode

Implementation Method 2

forming a p-n junction to create a depletion layer for electrical insulation, thereby reducing parasitic capacitance

Methodology Applied
Scientific Effectdepletion layer: Diode

Implementation Method 3

reducing parasitic capacitance, which affects their signal-to-noise ratio

Methodology Applied
Scientific Effectparasitic capacitance: Parasitic Capacitance

Data Source

PatentUS10329140B2Semiconductor device, pressure sensor, microphone, and acceleration sensor
Publication Date: 2019.06.25 INFINEON TECHNOLOGIES AG
  • US10329140B2 patent drawing
  • US10329140B2 patent drawing
  • US10329140B2 patent drawing

AI summary

A semiconductor device includes at least one suspension region of a membrane structure, where the suspension region lies laterally in a first region of a surface of a semiconductor substrate; and a membrane region of the membrane structure, where a cavity is arranged vertically between the membrane region and at least one part of the semiconductor substrate, and the first region of the surface of the semiconductor substrate is formed by a surface of a shielding doping region of the semiconductor substrate.