Semiconductor Memory Identification Control via Shared Channel
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face challenges in efficiently controlling multiple semiconductor memories due to the complexity of allocating channels for each memory, making it difficult to manage and apply in actual systems.
Innovation Solution
A memory system is designed with a memory controller that generates identification information store and check commands, using unique and target identification information to determine which semiconductor memories to select for operations, allowing for efficient control of multiple semiconductor memories through a generalized operation command.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If a channel is allocated for each memory to enable independent control, then each memory can be controlled independently, but the number of channels increases and the system becomes more complex
Solution Approach 1:
The patent merges the control of multiple semiconductor memories into a single shared channel. Instead of allocating separate channels to each memory device, the invention combines multiple memory control functions into one communication path, allowing the memory controller to manage multiple memories through a unified interface rather than requiring individual channels for each device.
Solution Approach 2:
The shared channel is designed to serve multiple functions and multiple memory devices simultaneously. The channel structure is made universal so that it can handle commands and data for different semiconductor memories with varying capacities and configurations, eliminating the need for dedicated channels while maintaining independent control capabilities through software-based memory mapping and address translation.
2Device complexity
If a shared channel is used to control multiple memories, then the number of channels is reduced, but it becomes difficult to select and control specific memories
Solution Approach 1:
The patent segments the address space and command structure to enable selective memory access through a shared channel. By dividing the overall address space into distinct segments that map to specific semiconductor memories, the system can route commands to the intended memory device using address-based identification rather than requiring separate physical channels. This segmentation allows the memory controller to distinguish between multiple memories sharing the same communication path.
Solution Approach 2:
The invention introduces an intermediary layer in the form of a memory controller that mediates between the shared channel and multiple semiconductor memories. This intermediary component translates shared channel commands into memory-specific operations, using identification information and address mapping to route commands to the correct memory device. The mediator resolves the conflict between channel consolidation and selective access by intelligently directing traffic to the appropriate memory based on command analysis and address decoding.
Data Source
AI summary
Various embodiments of a semiconductor system, a semiconductor memory, and a method of controlling the same are disclosed. In one exemplary embodiment, the semiconductor memory may include a first circuit area configured to perform an operation corresponding to a general operation command and a second circuit area configured to provide the general operation command to the first circuit area. The second circuit area may be configured to determine whether the semiconductor memory is selected to perform the operation based on unique identification information and target identification information allocated to the semiconductor memory.