Semiconductor Reference Mat Drive Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Semiconductor memory devices face challenges in maintaining cell reliability due to overstressing of switching elements in reference mats, which affects the reliability of transistors and overall memory performance.
Innovation Solution
A semiconductor device is designed with a reference mat and a drive controller that adjusts the capacitance of the reference bit line based on a signal from the reference word line, using a drive voltage lower than the boosting voltage to reduce loading on the reference word line, thereby preventing overstressing of switching elements and enhancing transistor reliability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the reference mat is driven with boosting voltage to ensure proper operation, then the signal strength is improved, but the switching elements are overstressed reducing reliability
Solution Approach 1:
The patent applies different drive voltages to different parts of the circuit: boosting voltage is applied only to the normal mat word lines during read operations, while a lower drive voltage is applied to the reference mat word lines. This local differentiation ensures that switching elements in the reference mat are not overstressed while still maintaining proper signal strength for accurate comparison.
Solution Approach 2:
The patent changes the drive voltage parameter dynamically based on the operational mode and mat type. During read operations, the reference mat word lines are driven with a lower voltage level compared to normal mats, while still maintaining sufficient signal strength through proper circuit design and capacitance adjustment.
2Reliability
If the capacitance of reference bit line is increased to improve signal stability, then the signal strength is improved, but the loading on reference word line increases causing overstress
Solution Approach 1:
The patent adjusts the capacitance value of the reference bit line to an optimized level that provides sufficient signal stability without excessive loading on the reference word line. This parameter optimization allows the reference mat to function properly while avoiding overstress of switching elements.
Solution Approach 2:
The patent applies a partial amount of capacitance to the reference bit line - enough to ensure proper signal stability and comparison accuracy, but not so much as to cause excessive loading and overstress on the reference word line and its switching elements.
Data Source
AI summary
A semiconductor device may be provided. The semiconductor device may include a reference mat including a reference bit line and a reference word line, the reference mat, located adjacent to a normal mat, and the reference mat configured such that a capacitance of the reference bit line is adjusted based on a signal of the reference word line. The semiconductor device may include a drive controller configured to drive the signal of the reference word line with a drive voltage based on a boosting voltage, the drive voltage having a lower voltage level than the boosting voltage.