Sense Amplifier Using Unused Bit Lines for Reference

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing non-volatile memory systems face challenges in providing reliable reference values due to parasitic capacitance changes and leakage currents, leading to incorrect data readings and the need for separate reference cell circuits.

Innovation Solution

The implementation of a sensing circuit that uses bit lines from an unused memory array to provide reference values, eliminating the need for separate reference cell circuits and incorporating a self-test mechanism to identify bit lines with excessive leakage currents.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If separate reference cell circuits are used to provide reference values, then reference comparison can be performed, but parasitic capacitance changes and leakage currents cause incorrect data readings

Engineering Contradiction:
Improvedata reading reliabilityVSAvoidparasitic capacitance changes and leakage currents
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent merges the reference cell functionality into the memory array structure itself by using bit lines from the same array. During read operations, one memory cell is selected for reading while another cell on the same bit line serves as the reference cell. This eliminates separate reference cell circuits and ensures both the memory cell and reference cell experience identical parasitic capacitance conditions, thereby compensating for parasitic effects and leakage currents.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent introduces a differential sensing approach where the difference between the memory cell current and reference cell current is measured. This differential measurement acts as an intermediary that cancels out common-mode errors from parasitic capacitance and leakage currents, improving reading reliability without requiring separate reference circuits.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If separate reference cell circuits are used, then reference values can be provided, but device complexity increases

Engineering Contradiction:
Improvereference value accuracyVSAvoidreference cell circuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent makes the memory array bits serve dual purposes: storing data and providing reference values. Each bit line can function as both a data transmission line and a reference line, depending on which cells are selected. This multi-functionality eliminates the need for dedicated reference cell circuits, reducing device complexity while maintaining reference value accuracy.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent combines the data storage function and reference function into the same physical structure (memory array and bit lines). By selecting different cells on the same bit line for data and reference purposes, the system eliminates separate reference cell circuits, thereby reducing overall device complexity while maintaining accurate reference comparisons.

Inventive Principle:
Principle #5Merging (Combining)

3Device complexity

If bit lines change with each read operation to provide reference values, then separate reference cell circuits are eliminated, but power consumption increases due to dynamic switching

Engineering Contradiction:
Improvereference cell circuit structureVSAvoidpower consumption
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

The patent implements periodic pre-charging of bit lines before read operations. By pre-charging the bit lines to a known voltage state before selecting memory cells, the system reduces the energy required during the actual read operation. This periodic preparation minimizes dynamic power consumption while still allowing flexible bit line assignment for reference values.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent performs preliminary pre-charging of bit lines before the actual read operation occurs. This preliminary action prepares the bit lines in advance, reducing the energy required during the critical read phase. By pre-establishing the electrical state of bit lines, the system reduces dynamic power consumption while maintaining the ability to use bit lines for reference comparisons.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9997252B2High speed and low power sense amplifier
Publication Date: 2018.06.12 SILICON STORAGE TECHNOLOGY INC
  • US9997252B2 patent drawing
  • US9997252B2 patent drawing
  • US9997252B2 patent drawing

AI summary

An improved sensing circuit is disclosed that utilizes a bit line in an unused memory array to provide reference values to compare against selected cells in another memory array. A circuit that can perform a self-test for identifying bit lines with leakage currents about an acceptable threshold also is disclosed.