Separate Command-Address Interface for Faster Nonvolatile Memory Reads

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing non-volatile memory devices face challenges in meeting high-speed data input/output demands due to limitations in the existing interfacing method of commands, addresses, and data through input/output pins, necessitating techniques for efficient memory operation using a separate command/address (SCA) interface.

Innovation Solution

A storage device and method that utilize a separate command/address (SCA) line to transmit commands and addresses separately from data lines, enabling high-speed and reliable data transmission by incorporating a storage controller and non-volatile memory device that sense and transmit read data through the SCA line, with the controller decompressing compressed soft-decision data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If commands, addresses, and data are transmitted through input/output pins, then the interface structure is simple, but data input/output speed is insufficient

Engineering Contradiction:
Improvedata input/output speedVSAvoidinterface structure complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The interface is segmented into separate command/address lines and data lines. The command/address lines are further divided into control signals and address signals, allowing independent transmission paths for different types of data, thereby increasing data input/output speed while maintaining manageable structural complexity through functional separation

Inventive Principle:
Principle #1Segmentation

2Productivity

If separate command/address lines are used, then data transmission speed is improved, but interface complexity increases

Engineering Contradiction:
Improvememory operation efficiencyVSAvoidinterface structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The command/address lines serve multiple functions: transmitting control signals, addresses, and setting signals for compression ratio adjustment. This multi-functionality increases memory operation efficiency and productivity while avoiding the need for additional dedicated lines, thereby limiting the increase in interface structure complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Loss of time

If soft-decision data is transmitted uncompressed, then data integrity is maintained, but transmission time increases

Engineering Contradiction:
Improvetransmission timeVSAvoiddata integrity
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

Compression setting signals are transmitted in advance through the command/address lines before the actual data transmission begins. This preliminary configuration allows the system to optimize the compression level based on data characteristics, reducing transmission time while maintaining data integrity through controlled compression of soft-decision data

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentEP4682886A1Storage device using separate command/address line and method of operating storage controller for controlling nonvolatile memory device
Publication Date: 2026.01.21 SAMSUNG ELECTRONICS CO LTD
  • EP4682886A1 patent drawingFigure 1
  • EP4682886A1 patent drawingFigure 2
  • EP4682886A1 patent drawingFigure 3

AI summary

Embodiments of the present disclosure disclose a storage device, a method of operating a storage controller (1100), and an operating method of a nonvolatile memory device (1200). The storage device comprises a storage controller (1100) configured to transmit a command and an address with a command/address line separated from a data line, and a nonvolatile memory device (1200) configured to sense read data and reliability data from a memory area corresponding to the address and transmits the read data and the reliability data to the storage controller (1100). The storage controller (1100) is configured to transmit a setting signal associated with controlling output of the reliability data to the nonvolatile memory device (1200) using the command/address line.