Serial Communication Interface Supporting CAN FD Light and UART Modes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing microcontrollers lack an efficient implementation of the CAN FD Light protocol, which is essential for data exchange in automotive and other applications, due to the need for separate transceivers and complex signal management.
Innovation Solution
A microcontroller with a serial communication interface that supports both CAN FD Light and UART modes, featuring a control register for clock scaling and mode operation, a clock management circuit, and transmission and reception shift registers, enabling seamless data transmission and reception over CAN FD Light buses.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If separate transceivers are used for CAN FD Light protocol, then data transmission capability is improved, but device complexity increases
Solution Approach 1:
The serial communication interface is designed to support multiple communication modes (CAN FD Light and UART) using the same hardware resources. The interface can be configured via control registers to operate in different modes, eliminating the need for separate dedicated transceivers for each protocol while maintaining full functionality of both modes.
2Productivity
If separate transceivers are used for CAN FD Light protocol, then data transmission capability is improved, but hardware requirements increase
Solution Approach 1:
The patent combines the CAN FD Light transceiver functionality with the existing UART serial communication interface into a single integrated hardware block. This merging allows the same physical interface and hardware resources to handle both communication protocols, reducing the total quantity of hardware components required in the system.
3Productivity
If complex signal management is implemented, then data transmission capability is improved, but ease of operation deteriorates
Solution Approach 1:
The serial communication interface includes integrated control logic and status registers that automatically manage the complex signal sequences required for CAN FD Light protocol operation. The interface autonomously handles frame formatting, bit timing, and signal level management, freeing the processor from complex signal management tasks while maintaining full CAN FD Light capability.
Data Source
Figure 1~2
Figure 3~4
Figure 5
AI summary
A processing system (10a) is described. The processing system (10a) comprises a transmission terminal (TX) configured to provide a transmission signal (TXD), a reception terminal (RX) configured to receive a reception signal (RXD), a microprocessor (1020) programmable via software instructions, a memory controller (100) configured to be connected to a memory (104, 104b), a serial communication interface (50), and a communication system (114). Specifically, the serial communication interface (50) supports a CAN FD Light mode of operation and a UART mode of operation. For this purpose, the serial communication interface (50) comprises a control register (CTRL), a clock management circuit (5044), a transmission shift register (5040; 5056), a transmission control circuit (5046), a reception shift register (5042; 5056) and a reception control circuit (5048). Accordingly, the microprocessor (1020) may transmit and/or receive CAN FD Light or UART frames via the same serial communication interface (50).