Shiftable Memory Ring Registers Internal Data Shifting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory systems rely on processors to shift data, leading to performance bottlenecks due to the need for data to be read and written word-by-word, which increases processing time with larger data sets and is limited by data bus speed.
Innovation Solution
The implementation of shiftable memory with built-in data shifting capability using ring registers, allowing contiguous subsets of data to be shifted within the memory without external processor intervention, eliminating the need for data bus transfers and reducing shift time to a constant or near-constant time independent of data length.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If data is shifted using conventional memory systems with external processors, then data manipulation can be performed, but processing time increases and performance is limited by data bus speed
Solution Approach 1:
The memory system performs data shifting operations autonomously using built-in ring register circuitry without requiring external processor intervention. The ring registers are directly coupled to memory locations and can shift data between adjacent locations internally, eliminating the need for external read/write operations and reducing processing time.
Solution Approach 2:
The data shifting function is extracted from the external processor and embedded directly into the memory system through ring registers. This separates the shifting operation from the main processor workflow, allowing simultaneous execution of processing and data manipulation tasks without bottlenecking the data bus.
2Adaptability or versatility
If data is read and written word-by-word through the data bus, then data can be manipulated externally, but the data bus becomes a bottleneck limiting overall processing performance
Solution Approach 1:
Ring registers serve as intermediary structures between memory locations, enabling direct internal data transfer without involving the external data bus. The ring registers are coupled to adjacent memory locations and facilitate data shifting operations within the memory system, bypassing the bottleneck of external bus communications.
Solution Approach 2:
The memory system is segmented into functional units with ring registers associated with specific memory locations. Each ring register can independently perform shifting operations on its associated data, allowing parallel data manipulation across multiple memory locations simultaneously without contending for external bus resources.
3Device complexity
If all processing is centralized in the CPU while memory provides only storage, then architectural simplicity is maintained, but performance degrades with larger data sets requiring multiple data bus transfers
Solution Approach 1:
The memory system is enhanced with multi-functionality by integrating ring register circuitry that provides both storage and data manipulation capabilities. The same memory structure that stores data also contains the ring registers that can shift and manipulate the data, eliminating the need for separate external processing operations for common data manipulation tasks.
Data Source
AI summary
Shiftable memory employs ring registers to shift a contiguous subset of data words stored in the ring registers within the shiftable memory. A shiftable memory includes a memory having built-in word-level shifting capability. The memory includes a plurality of ring registers to store data words. A contiguous subset of data words is shiftable between sets of the ring registers of the plurality from a first location to a second location within the memory. The contiguous subset of data words has a size that is smaller than a total size of the memory. The memory shifts only data words stored inside the contiguous subset when the contiguous subset is shifted.