Signal Input Circuit Compensation for Differential and Single-Ended Modes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing signal input circuits face inefficiencies in handling both differential and single-ended signals, leading to increased power consumption and circuit complexity, particularly due to the need for a multiplexer and bias circuit, which affects operation speed and adaptability to different transmission modes.

Innovation Solution

A signal input circuit design incorporating an input unit, first and second compensation circuits, and an enable circuit, which allows for operation in both differential and single-ended modes without a multiplexer or bias circuit, using PMOS and NMOS transistors to manage signal inversion and compensation for varying transistor response times.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a multiplexer and bias circuit are used to handle both differential and single-ended signals, then the circuit can support multiple transmission modes, but the circuit complexity and power consumption increase

Engineering Contradiction:
Improveability to handle both differential and single-ended signalsVSAvoidcircuit complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The input unit is designed to universally accept both differential signals (first and second input signals) and single-ended signals (first input signal only). The compensation circuits are configured to automatically adapt their operation based on the input signal type, eliminating the need for separate circuit paths for different signal types. This multi-functional design allows the same circuit structure to handle multiple transmission modes without requiring additional multiplexers or bias circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The invention extracts and removes the multiplexer and bias circuit from the traditional signal input structure. By directly connecting the input unit to the compensation circuits and using the inherent characteristics of the transistors and compensation networks, the patent eliminates these additional components while maintaining the ability to handle both differential and single-ended signals, thereby reducing circuit complexity.

Inventive Principle:
Principle #2Taking out (Extraction)

2Adaptability or versatility

If a multiplexer and bias circuit are used to handle both differential and single-ended signals, then the circuit can support multiple transmission modes, but power consumption increases

Engineering Contradiction:
Improveability to handle both differential and single-ended signalsVSAvoidpower consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The compensation circuits are designed to perform multiple functions depending on the input signal type. When differential signals are input, both compensation circuits operate to compensate for PMOS and NMOS transistor characteristics. When single-ended signals are input, only the appropriate compensation circuit operates, reducing power consumption. This adaptive multi-functional operation eliminates the need for continuous operation of all circuit components, thereby reducing overall power consumption while maintaining versatility.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The circuit operates dynamically by automatically adjusting which compensation circuits are active based on the input signal type. The compensation circuits are enabled or disabled according to whether differential or single-ended signals are detected, allowing the circuit to optimize its power consumption in real-time while maintaining the capability to handle both signal types.

Inventive Principle:
Principle #15Dynamics

3Device complexity

If traditional input circuits are used without compensation, then the circuit structure is simpler, but the operation speed is reduced due to transistor response time differences

Engineering Contradiction:
Improvecircuit structureVSAvoidoperation speed
Core Design Contradiction:
Device complexityVSSpeed

Solution Approach 1:

The compensation circuits are designed to preemptively compensate for the inherent response time differences between PMOS and NMOS transistors before these differences can degrade the signal. By introducing compensation currents through the compensation circuits, the circuit proactively corrects for transistor characteristic variations, thereby maintaining high operation speed without requiring overly complex circuit structures.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The compensation circuits function as feedback mechanisms that continuously monitor and correct for transistor response time differences. The compensation currents are adjusted based on the actual transistor characteristics, providing real-time feedback compensation that maintains signal integrity and operation speed while keeping the overall circuit structure relatively simple.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS8786320B2Signal input circuit and semiconductor device having the same
Publication Date: 2014.07.22 SAMSUNG ELECTRONICS CO LTD
  • US8786320B2 patent drawing
  • US8786320B2 patent drawing
  • US8786320B2 patent drawing

AI summary

A signal input circuit includes an input unit, a first compensation circuit, a second compensation circuit, and an enable circuit. The input unit receives a first input signal to output an output signal to an output node. The first compensation circuit is connected to the output node and discharges the output node in response to a second input signal. The second compensation circuit is connected to the output node and supplies a current to the output node in response to the second input signal. The enable circuit enables the input unit and the first and second compensation circuits in response to at least one operation mode selection signal.