Peripheral Signal Line Layout for Lower Parasitic Capacitance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Parasitic capacitance between signal lines in electronic devices leads to increased power consumption and affected electrical signal performance.
Innovation Solution
The electronic device incorporates a substrate with a peripheral region where a first signal line is disposed, extending along a specific direction. The signal line has a line portion and an end portion with varying distances from adjacent signal lines, optimizing the layout to reduce parasitic capacitance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If signal lines are placed close together to reduce area, then area is reduced, but parasitic capacitance increases leading to higher power consumption and degraded signal performance
Solution Approach 1:
The signal line is designed with non-uniform spacing to adjacent signal lines - the distance varies at different portions of the signal line. This local variation in spacing creates different capacitance characteristics at different locations, allowing optimization of power consumption while maintaining compact layout. Specifically, portions of the signal line that carry more critical or high-frequency signals can have larger spacing to reduce parasitic capacitance, while less critical portions can have smaller spacing to save area.
2Area of stationary object
If signal lines are placed close together to reduce area, then area is reduced, but parasitic capacitance increases degrading electrical signal performance
Solution Approach 1:
The signal line employs variable spacing to adjacent signal lines at different portions, creating local quality variations that optimize signal performance. Critical signal portions can be positioned with larger spacing to minimize parasitic capacitance and maintain signal integrity, while non-critical portions use smaller spacing. This localized optimization ensures that electrical signal performance is maintained in areas where it matters most while still achieving overall area reduction.
Solution Approach 2:
The signal line design introduces asymmetric spacing relationships with adjacent signal lines - the distance to one adjacent line differs from the distance to another adjacent line at certain portions. This asymmetric layout breaks the symmetry that would otherwise create uniform parasitic capacitance, allowing for optimized signal performance by creating favorable capacitance distributions that reduce coupling effects and improve signal integrity in compact designs.
Data Source
AI summary
An electronic device includes a substrate and a first signal line. The substrate has an edge, an active region and a peripheral region, wherein the peripheral region is located between the active region and the edge. The first signal line is disposed in the peripheral region, and extends along a first direction which is perpendicular to an extension direction of the edge. The first signal line has a line portion and an end portion. The end portion has a first end point and a second end point. Along a second direction which is perpendicular to the first direction, a distance between the first end point and the line portion is different from a distance between the second end point and the line portion.