Unified Memory Control Circuit for SIM IC Cost Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The manufacturing cost and volume of SIM ICs are increased due to the need for separate control circuits for writable and erasable non-volatile memories, such as EEPROM and OTP, which are typically integrated in cellular phones.

Innovation Solution

A semiconductor integrated circuit device with a non-volatile memory having a first area for writing and erasing and a second area that cannot be erased, where the OTP area is protected from direct rewriting by the EEPROM control routine, allowing only writing and forbidding erasure, thus eliminating the need for two types of non-volatile memories.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If separate control circuits are used for EEPROM and OTP memories, then each memory type can be independently controlled, but the manufacturing cost and IC volume increase

Engineering Contradiction:
Improvememory control reliabilityVSAvoidcontrol circuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the control of EEPROM and OTP memories into a single unified control circuit. The control circuit includes a control unit that can selectively control both memory types using a single enable signal mechanism, eliminating the need for separate control circuits for each memory type while maintaining independent control capability.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The unified control circuit is designed with multi-functionality to handle both EEPROM and OTP memory operations. The control unit can respond to write enable signals and selectively activate either EEPROM or OTP writing based on the memory type, making a single circuit perform multiple control functions that previously required separate dedicated circuits.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If both EEPROM and OTP memories are integrated in SIM IC, then functional requirements are met, but the volume of the IC becomes large

Engineering Contradiction:
Improvememory functionalityVSAvoidIC volume
Core Design Contradiction:
Adaptability or versatilityVSVolume of moving object

Solution Approach 1:

The patent combines EEPROM and OTP memories into a single integrated memory structure within the SIM IC. The memory unit includes both memory types but they share common control circuitry and are managed by a unified control mechanism, reducing the overall space required compared to having completely separate memory blocks with separate controls.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The integrated memory system is designed so that a single memory unit can serve multiple functions by switching between EEPROM and OTP modes. The unified control circuit can direct operations to either memory type as needed, allowing one physical memory structure to fulfill the functional requirements that previously needed two separate memory components.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8806107B2Semiconductor integrated circuit and method of controlling memory
Publication Date: 2014.08.12 KK TOSHIBA
  • US8806107B2 patent drawing
  • US8806107B2 patent drawing
  • US8806107B2 patent drawing

AI summary

According to one embodiment, a semiconductor integrated circuit device includes a non-volatile memory, a storing module, and a processing module. The non-volatile memory is having a first area and a second area. The storing module is configured to store a second program for downloading a first program from an outside to the first area. The processing module is configured to execute the first and the second programs. The non-volatile memory is having a first area and a second area. The storing module is configured to store a second program for downloading a first program from an outside to the first area. The processing module is configured to execute the first and the second programs. The first area is capable of being written and erased by the first program, and the second area is not capable of being erased by the first program.