Single-Mask MIM Capacitor Design for High-Frequency Q Factor

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current metal-insulator-metal capacitors (MIMCaps) face challenges in achieving high-Q performance at high frequencies due to parasitic resistance, which affects capacitance density and breakdown voltage, and require multiple masks during fabrication, increasing costs.

Innovation Solution

A single-mask, high-Q performance MIMCap design featuring bottom and top electrode plates made of low resistivity materials, with an insulator stack comprising an etch stop layer and a high-K dielectric layer, implemented in either a corrugated or planar structure to minimize parasitic resistance and enhance capacitance density.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If multiple masks are used during fabrication, then manufacturing precision can be improved, but device complexity and fabrication cost increase

Engineering Contradiction:
Improvefabrication precisionVSAvoidfabrication process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The patent combines multiple mask functions into a single mask structure that defines both the capacitor electrode pattern and the interconnect pattern simultaneously. This single-mask approach integrates functions that traditionally required separate masking steps, reducing fabrication complexity while maintaining the required manufacturing precision through carefully designed mask geometry and material selection.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The single mask serves multiple functions: it defines the capacitor electrode boundaries, defines the interconnect locations, and controls the insulation layer formation. This multi-functional mask design eliminates the need for separate masks for each feature, reducing the overall number of fabrication steps while achieving the necessary precision for both capacitor and interconnect structures.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If low resistivity materials are used for electrode plates, then parasitic resistance is reduced and Q factor improves, but material selection and fabrication complexity increase

Engineering Contradiction:
ImproveQ factor performanceVSAvoidmaterial fabrication complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent changes the electrical resistance parameter of the electrode materials by selecting low resistivity materials such as copper or aluminum instead of traditional high-resistivity materials. This parameter change directly reduces parasitic resistance and improves Q factor performance. The fabrication complexity is managed by integrating material deposition into the existing single-mask process flow.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The electrode structure uses composite material layers including a low-resistivity conductive material (copper or aluminum) combined with adhesion layers and barrier layers. This composite approach maintains the low parasitic resistance benefit while ensuring proper material integration and stability within the capacitor structure during fabrication and operation.

Inventive Principle:
Principle #40Composite materials

3Quantity of substance

If high-K dielectric layer is used, then capacitance density increases, but breakdown voltage may be reduced

Engineering Contradiction:
Improvecapacitance densityVSAvoidbreakdown voltage
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The dielectric structure uses a composite of high-K dielectric material and etch stop layer materials with different dielectric properties. The high-K layer provides increased capacitance density, while the etch stop layer and overall stack design contribute to maintaining adequate breakdown voltage. This composite dielectric approach allows optimization of both capacitance and voltage handling capabilities.

Inventive Principle:
Principle #40Composite materials

Solution Approach 2:

The patent applies different material properties to different regions of the dielectric stack. The high-K dielectric is positioned where maximum capacitance is needed, while etch stop layers with different properties are positioned to provide mechanical stability and etch selectivity. This local optimization of material properties allows the structure to achieve high capacitance density while maintaining reliability.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution achieves high-Q performance with reduced parasitic resistance, increasing capacitance density and maintaining low fabrication costs by using a single mask, thereby supporting high-frequency applications effectively.

Implementation Method 1

The insulator or dielectric portion of the capacitor can act to increase the capacitor's charge capacity, such as by storing energy by becoming polarized

Methodology Applied
Scientific EffectPolarisation: Polarisation

Implementation Method 2

bottom and top electrode plates made of low resistivity materials

Methodology Applied
Scientific EffectElectrical conduction: Conduction (electrical)

Data Source

PatentUS11398545B2Single-mask, high-q performance metal-insulator-metal capacitor (MIMCAP)
Publication Date: 2022.07.26 INTEL CORP
  • US11398545B2 patent drawing
  • US11398545B2 patent drawing
  • US11398545B2 patent drawing

AI summary

An integrated circuit structure comprises a first dielectric layer disposed above a substrate. The integrated circuit structure comprises an interconnect structure comprising a first interconnect on a first metal layer, a second interconnect on a second metal layer, and a via connecting the first interconnect and the second interconnect, the first interconnect being on or within the first dielectric layer. A metal-insulator-metal (MIM) capacitor is formed in or on the first dielectric layer in the first metal layer adjacent to the interconnect structure. The MIM capacitor comprises a bottom electrode plate comprising a first low resistivity material, an insulator stack on the bottom electrode plate, the insulator stack comprising at least one of an etch stop layer and a high-K dielectric layer; and a top electrode plate on the insulator stack, the top electrode plate comprising a second low resistivity material.