Single-Stage Level Shifter for Wide-Voltage, Low-Bias Operation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Single stage level shifter circuits face reliability issues due to increased area and current consumption when additional bias is added to meet voltage requirements, limiting their operating voltage range and frequency support.
Innovation Solution
A single stage voltage level shifter circuit with a low resistance path generated by MOS devices, bypassing high resistance paths and enhancing current mirror block strength, allowing it to operate over a wide range of voltages and frequencies without additional bias.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If additional bias is added to meet reliability requirements, then reliability is improved, but area and current consumption increase
Solution Approach 1:
The patent changes the electrical parameters of existing transistors (W/L ratios, threshold voltages) to optimize performance. By adjusting the parameters of transistors in the current mirror and level shifter circuits, the design achieves improved reliability through better voltage matching and current control without adding extra bias circuits, thereby avoiding area increase.
2Reliability
If additional bias is added to meet reliability requirements, then reliability is improved, but current consumption increases
Solution Approach 1:
The circuit uses self-biasing mechanisms where the transistors automatically establish their operating points through feedback loops. The current mirror circuit self-regulates the bias currents based on the voltage levels, eliminating the need for external bias generators. This self-service approach maintains reliability through proper biasing while minimizing additional current consumption.
3Reliability
If two stage level shifter is used to mitigate reliability concerns, then reliability is improved, but area and current consumption increase
Solution Approach 1:
The patent combines the functions of multiple stages into a single integrated circuit block. By merging the current mirror, level shifter, and bias generation functions into one unified design, the circuit achieves the reliability benefits of multi-stage operation without the area overhead of separate discrete stages. The shared transistor structures and common bias networks reduce overall area while maintaining performance.
4Strength
If sizes of device components are increased to improve over drive strengths, then over drive strength is improved, but area and current consumption increase
Solution Approach 1:
The patent applies different W/L ratios to different transistors based on their specific functional requirements. Critical transistors handling high-current paths have larger sizes for strong driving capability, while less critical transistors use smaller sizes. This localized optimization ensures adequate over-drive strength where needed while minimizing area consumption in other parts of the circuit.
5Reliability
If two stage level shifter is used, then reliability is improved, but delays and leakage currents increase
Solution Approach 1:
The patent segments the current paths and signal flow into parallel branches with optimized transistor sizing. By dividing the current mirror into multiple parallel current paths, the circuit achieves faster charge/discharge times for output nodes, reducing propagation delays. The segmented structure also allows better control of leakage currents through individual path optimization.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The circuit achieves high voltage tolerance and wide range operation with reduced area and current consumption, supporting frequencies up to 300 MHz and voltage ranges from 0.3V to 2.2V.
Implementation Method 1
a first metal-oxide semiconductor (MOS) device connected to the p-type transistor... the first MOS device is connected to the current mirror block at a left branch... generating a first low resistance path
Implementation Method 2
A single stage voltage level shifter circuit with a low resistance path generated by MOS devices, bypassing high resistance paths and enhancing current mirror block strength
Data Source
AI summary
A single stage level shifter includes a first MOS device which bypasses a high resistance path generated by a p-type transistor at a left branch of a voltage level shifter block. A second MOS device reduces resistance created by the n-type transistor at the left branch of the level shifter block, so that the single stage level shifter is able to perform over a wide range of high core (input) voltages. A p-type transistor block pulls down an n-side of an N-side final output 326 of a level shifter block at a right branch of the single stage level shifter. Also, an n-type transistor block assists in changing a final output block of the single stage level shifter 324 to a level high.