Variable Resistance Memory Device Using Crystallized SixGe1-x Electrode

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory devices using amorphous silicon as a variable resistance part require high set voltages and are prone to changes in characteristics due to crystallization during annealing, limiting their performance and capacity.

Innovation Solution

The use of a crystallized SixGe1-x layer as the first electrode, with an amorphous Si layer as the variable resistance part, reduces the conductivity band offset and allows for lower set voltages, enabling high-speed writing while preventing crystallization of the amorphous Si through a lower annealing temperature process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If amorphous silicon is used as the variable resistance part with a conventional electrode structure, then the memory device can be manufactured, but high set voltages are required and characteristics change due to crystallization during annealing

Engineering Contradiction:
Improvecharacteristic stabilityVSAvoidset voltage
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent changes the material parameter of the first electrode from conventional materials to a crystallized SixGe1-x layer, which fundamentally alters the conductivity band offset parameter. This material substitution reduces the set voltage requirement while preventing amorphous silicon crystallization during annealing, thereby resolving the contradiction between characteristic stability and energy consumption

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs a composite structure consisting of a crystallized SixGe1-x layer combined with amorphous silicon. This composite material approach leverages the beneficial properties of both materials: the crystallized SixGe1-x provides a reduced conductivity band offset for lower set voltage, while the amorphous silicon maintains its non-crystalline state for stable characteristics, thus resolving the technical contradiction

Inventive Principle:
Principle #40Composite materials

2Stability of the object's composition

If high annealing temperature is used to crystallize the electrode, then the electrode crystallization is achieved, but the amorphous Si layer crystallizes causing characteristic changes

Engineering Contradiction:
Improveelectrode crystallizationVSAvoidamorphous Si stability
Core Design Contradiction:
Stability of the object's compositionVSReliability

Solution Approach 1:

The patent modifies the material composition parameter by introducing germanium into the silicon crystal lattice to form SixGe1-x. This compositional change lowers the crystallization temperature of the electrode material, enabling crystallization at temperatures that do not cause amorphous silicon crystallization, thus resolving the contradiction between electrode crystallization and amorphous Si stability

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent applies different material properties to different parts of the structure: the first electrode uses crystallized SixGe1-x with specific crystallization characteristics, while the variable resistance part maintains amorphous silicon properties. This local differentiation allows each component to achieve its desired state without adversely affecting the other, resolving the contradiction between electrode crystallization and amorphous Si stability

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration reduces the set voltage required for writing, maintains the stability of the amorphous Si layer, and improves the overall characteristics of the memory device by allowing for a three-dimensional structure with increased capacity and reduced operational voltage.

Implementation Method 1

The use of a crystallized SixGe1-x layer (0≦x<1) as the first electrode, with an amorphous Si layer as the variable resistance part, reduces the conductivity band offset

Methodology Applied
Scientific EffectConductivity band offset reduction: Conduction (electrical)

Implementation Method 2

preventing crystallization of the amorphous Si through a lower annealing temperature process

Methodology Applied
Scientific EffectCrystallization: Crystallisation

Implementation Method 3

allows for lower set voltages, enabling high-speed writing while preventing crystallization of the amorphous Si through a lower annealing temperature process

Methodology Applied
Scientific EffectAnnealing: Annealing

Data Source

PatentUS8772751B2Variable resistance semiconductor memory device
Publication Date: 2014.07.08 KIOXIA CORP
  • US8772751B2 patent drawing
  • US8772751B2 patent drawing
  • US8772751B2 patent drawing

AI summary

According to one embodiment, a memory device includes a first electrode including a crystallized SixGe1-x layer (0≦x&lt;1), a second electrode including a metal element, a variable resistance part between the first and second electrode, the part including an amorphous Si layer, and a control circuit controlling a filament in the amorphous Si layer, the filament including the metal element.