Adjacent Slicewise VCO Layout for Multi-Phase Clock Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In high-speed chip-to-chip communication systems, existing Clock-Data Recovery (CDR) methods face challenges in accurately measuring received signal amplitudes due to signal propagation delays, interference, and noise, limiting the reliability and efficiency of data detection.
Innovation Solution
The implementation of a loop-connected string of active circuit elements in a Voltage-Controlled Oscillator (VCO) with multiple stages, allowing for the generation of multiple clock phases and phase adjustments, combined with a phase comparator matrix for weighted summation of phase error signals to improve PLL closed-loop bandwidth and reduce clock jitter.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a single-phase clock signal is used in existing CDR methods, then the system structure is simple, but the measurement precision of received signal amplitudes is limited due to propagation delays, interference, and noise
Solution Approach 1:
The patent divides the single clock signal into multiple phases (e.g., four phases: 0°, 90°, 180°, 270°) using a multi-phase clock generator. Each phase is used to sample the received signal at different time points, enabling more precise amplitude measurement by selecting the phase with the maximum amplitude. This segmentation of the clock signal resolves the contradiction by improving measurement precision through multi-phase sampling while maintaining manageable system complexity.
Solution Approach 2:
The patent introduces a temporal dimension by generating multiple clock phases with different phase offsets. Instead of using a single time point for sampling, the system samples across multiple time points corresponding to different phases. This dimensional expansion allows the system to overcome propagation delays and interference by comparing amplitudes across phases, thereby improving measurement precision without excessively increasing structural complexity.
2Reliability
If multiple clock phases are generated with adjacent slicewise layout, then the phase accuracy and clock jitter are improved, but the layout complexity and manufacturing difficulty increase
Solution Approach 1:
The patent applies adjacent slicewise layout where each slice contains identical VCO circuitry optimized for local phase generation. Each slice is designed with uniform transistor sizing and routing to ensure consistent phase characteristics locally. This local optimization allows the system to achieve high phase accuracy and low jitter while maintaining ease of manufacture through repeated use of standardized slice designs.
Solution Approach 2:
The patent introduces dummy transistors and asymmetric routing in the VCO layout to compensate for parasitic effects and ensure symmetric phase relationships. By deliberately adding compensating elements, the design achieves accurate phase relationships despite the inherent asymmetries in physical layout, thereby improving reliability without significantly increasing manufacturing complexity.
3Speed
If phase comparator matrix with weighted summation is implemented, then the PLL closed-loop bandwidth is improved, but the device complexity increases
Solution Approach 1:
The patent combines multiple phase error signals from different phase comparisons into a single weighted sum output. By merging the error signals e1, e2, e3, e4 with appropriate weights, the system achieves broader effective bandwidth while using a unified comparator structure. This merging approach improves speed by aggregating information from multiple phases without proportionally increasing device complexity.
Solution Approach 2:
The phase comparator matrix is designed to perform multiple functions: it compares phases, generates error signals, and provides weighted summation all within a single integrated structure. This multi-functional design achieves broad PLL bandwidth while minimizing the increase in device complexity by consolidating multiple operations into one universal comparator unit.
Data Source
AI summary
Methods and systems are described for generating multiple phases of a local clock at a controllable variable frequency, using loop-connected strings of active circuit elements. A specific embodiment incorporates a loop of four active circuit elements, each element providing true and complement outputs that are cross-coupled to maintain a fixed phase relationship, and feed-forward connections at each loop node to facilitate high frequency operation. A particular physical layout is described that maximizes operating frequency and minimizes clock pertubations caused by unbalanced or asymmetric signal paths and parasitic node capacitances.