Split-Word Line Memory Power Grid Design

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The crowding and alignment issues in the second metal layer of split-word line (SWL) memory cells, exacerbated by shrinkage and lithography limitations, lead to landing margin and misalignment problems, affecting the design-rule requirements and stability of power grid designs in semiconductor devices.

Innovation Solution

An improved power grid design featuring discontinuous ground lines in the third metal layer with bent-shaped word lines and a fourth metal layer with continuous ground lines perpendicular to the third metal layer, which minimizes word line coupling capacitance and landing margin issues, while maintaining high bit-line speed and stability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If bit lines are placed on the second metal layer (M2) to achieve high speed, then bit line speed is improved, but the second metal layer becomes very crowded with lines and contacts

Engineering Contradiction:
Improvebit line speedVSAvoidcrowding in second metal layer
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent segments the power distribution by introducing a dedicated fourth metal layer (M4) for power lines, separating them from the signal-carrying second metal layer (M2). This segmentation reduces congestion in M2 while maintaining high-speed bit line performance, as M4 handles the power delivery function independently.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent transitions from a planar arrangement in the second metal layer to a three-dimensional power grid structure by adding a fourth metal layer below M2. This vertical dimensionality change allows power lines to be routed in a different plane, reducing lateral congestion in M2 while providing robust power delivery through the M4 layer.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If shrink is performed to reduce size, then device scaling is improved, but landing pad size and alignment become difficult to maintain

Engineering Contradiction:
Improvedevice scalingVSAvoidlanding pad alignment
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The patent applies different design rules to different regions: the fourth metal layer (M4) uses continuous power lines with larger spacing suitable for shrinkage, while the second metal layer (M2) maintains traditional landing pad designs for alignment-critical connections. This local differentiation allows shrinkage benefits while preserving alignment precision where needed.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The fourth metal layer acts as an intermediary between the substrate and the second metal layer, providing a buffer zone that accommodates shrinkage effects. The continuous power lines in M4 can be positioned to maintain proper spacing even when shrink occurs, protecting the alignment-critical interfaces in M2 from dimensional variations.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If continuous power lines are used in the third metal layer, then power delivery is improved, but word line coupling capacitance increases

Engineering Contradiction:
Improvepower deliveryVSAvoidword line coupling capacitance
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent segments the power delivery function across multiple layers: the third metal layer (M3) provides discontinuous power lines to minimize capacitance, while the fourth metal layer (M4) provides continuous power lines for robust power delivery. This segmentation allows the system to benefit from both low capacitance and high reliability power delivery simultaneously.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent moves continuous power lines to a lower dimension (fourth metal layer below M2) while keeping discontinuous lines in the third metal layer. This vertical separation allows the continuous power lines to be positioned away from word lines, reducing coupling capacitance in M3 while maintaining continuous power delivery through M4.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS7269056B1Power grid design for split-word line style memory cell
Publication Date: 2007.09.11 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US7269056B1 patent drawing
  • US7269056B1 patent drawing
  • US7269056B1 patent drawing

AI summary

Disclosed is an improved power grid design for split-word line style memory cell. An array of memory cells comprises a first metal layer for local interconnections; a second metal layer for a bit line, a complementary bit line, and a first voltage line located between the bit line and the complementary bit line; a third metal layer for a first plurality of second voltage lines, and a word line located between the first plurality of second voltage lines, each running substantially in a first direction; and a fourth metal layer for a second plurality of second voltage lines, each running in a second direction orthogonal to the first direction.