SRAM Cell Biasing for Low Voltage Write Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Reducing operating voltages in SRAM memory cells to minimize power consumption leads to reliability issues due to difficulties in switching transistors for writing while maintaining stable reading and standby conditions, exacerbated by transistor size reduction and parameter mismatches.
Innovation Solution
The implementation of biasing means to modify threshold voltage values of transistors during write operations, using writing and reading bias voltages to ensure reliable writing without compromising stability in SRAM memory cells, particularly by applying a writing bias voltage to reduce the threshold voltage and a source bias voltage to control transistor conductance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If operating voltage is reduced to minimize power consumption, then power consumption decreases, but transistor switching reliability deteriorates
Solution Approach 1:
The patent applies parameter changes by dynamically adjusting the threshold voltage of transistors during write operations. A biasing circuit modifies the threshold voltage parameter to enable reliable switching at low operating voltages, while maintaining stable reading and standby conditions with different voltage parameters. This resolves the contradiction by allowing low power consumption during normal operation while providing a mechanism to temporarily change voltage parameters for reliable writing.
Solution Approach 2:
The patent implements dynamics by introducing a dynamic biasing mechanism that adjusts transistor threshold voltages based on operational mode (read, write, or standby). The biasing circuit dynamically changes the electrical characteristics of transistors during write operations to ensure reliable switching, then returns to stable biasing for reading and standby. This dynamic adjustment allows the system to overcome the static limitation of low voltage operation.
2Reliability
If access transistor conductivity is increased to enable reliable writing, then writing reliability improves, but reading stability and standby stability deteriorate
Solution Approach 1:
The patent uses dynamic biasing to adjust the conductivity of access transistors based on the operational mode. During write operations, the biasing circuit increases access transistor conductivity to force reliable switching of the bistable latch. During reading and standby, the biasing returns to normal levels, maintaining stable operation and preventing unwanted switching. This dynamic control resolves the contradiction between writing reliability and reading/standby stability.
Solution Approach 2:
The patent changes the electrical parameters of access transistors dynamically. A biasing voltage is applied to modify the threshold voltage and conductance of access transistors during write operations, enabling them to be more conductive when needed. This parameter change is temporary and reversible, allowing the system to achieve high writing reliability without permanently compromising reading and standby stability.
3Area of moving object
If transistor size is reduced to increase integration density, then device miniaturization improves, but sensitivity to voltage changes and parameter mismatches increases
Solution Approach 1:
The patent compensates for the increased sensitivity of scaled transistors by dynamically adjusting their threshold voltage parameters. The biasing circuit detects and corrects for parameter variations in miniaturized transistors by applying appropriate bias voltages, ensuring consistent switching behavior across process variations and voltage fluctuations. This allows the system to maintain reliability despite transistor size reduction.
Solution Approach 2:
The patent implements a feedback mechanism through the biasing circuit that monitors and adjusts transistor parameters in real-time. The biasing system responds to voltage changes and parameter mismatches in scaled transistors by dynamically adjusting threshold voltages, compensating for the increased sensitivity inherent in miniaturized devices. This feedback control ensures stable operation despite the challenges of transistor scaling.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach allows for reliable writing and stable reading and standby conditions in SRAM memory cells, even at low supply voltages and in highly scaled technologies, by optimizing transistor conductance and stability through selective biasing.
Implementation Method 1
biasing means for modifying a threshold voltage value of at least one of the main transistors to a first threshold voltage value or to a second threshold voltage value and for modifying a threshold voltage value of at least one of the complementary transistors to the second threshold voltage value or to the first threshold voltage value during a write operation
Data Source
AI summary
An embodiment of a memory device of SRAM type is proposed. The memory device includes a plurality of memory cells each for storing a first logic value represented by a first reference voltage or a second logic value represented by a second reference voltage. Each memory cell includes a bistable latch—having a main terminal, a complementary terminal, a set of main storage transistors for maintaining the main terminal at the reference voltage corresponding to the stored logic value, and a set of complementary storage transistors to maintain the complementary terminal at the reference voltage corresponding to the complement of the stored logic value—a main access transistor and a complementary access transistor for accessing the main terminal and the complementary terminal, respectively. The memory device may further include biasing means for modifying a value of a threshold voltage of at least one of the main transistors to a first threshold voltage value or to a second threshold voltage value and for modifying a threshold voltage value of at least one of the complementary transistors to the second threshold voltage value or to the first threshold voltage value during a write operation of the first logic value or of the second logic value, respectively, in the memory cell.