SRAM Bit Cell Ground Pull-Down Circuit for Read/Write Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Static Random Access Memory (SRAM) devices face inefficiencies in read and write operations due to the lack of a mechanism to effectively manage the voltage difference between the power supply and ground voltage nodes, leading to reduced stability and efficiency.

Innovation Solution

The implementation of a pull down circuit that utilizes a capacitor and invertors to pull down the ground voltage node below the ground voltage level during read and write operations, enhancing the voltage difference and operational efficiency through capacitive coupling and transistor switching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a pull down circuit is implemented to increase voltage difference, then stability and efficiency are improved, but device complexity increases

Engineering Contradiction:
ImprovestabilityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A pull down circuit is introduced as an intermediary component between the ground voltage node and the power supply. This circuit includes a pull down transistor connected to the ground voltage node, which actively mediates the voltage level by pulling it below ground potential during read and write operations, thereby enhancing the voltage difference without requiring fundamental changes to the core memory cell structure

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The pull down circuit is activated in advance during read and write operations to establish the enhanced voltage difference before actual data operations occur. By pre-positioning the ground voltage node at a lower potential through the pull down transistor, the system ensures optimal voltage conditions are already in place when read/write operations begin, improving overall operational efficiency

Inventive Principle:
Principle #10Preliminary action

2Productivity

If a pull down circuit is implemented to increase voltage difference, then operational efficiency is improved, but device complexity increases

Engineering Contradiction:
Improveoperational efficiencyVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The pull down circuit serves as an intermediary that enhances operational efficiency by actively managing the ground voltage node. The pull down transistor, controlled by appropriate gate signals, mediates the voltage difference to ensure optimal conditions for fast read and write operations, thereby improving productivity without fundamentally redesigning the memory cell

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The invention changes the voltage parameter of the ground voltage node by pulling it below ground potential through the pull down circuit. This parameter modification creates a larger voltage difference across the memory cell during operations, directly improving operational speed and efficiency while maintaining compatibility with existing memory cell architectures

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution improves the stability and efficiency of SRAM devices by increasing the forward bias current and maintaining a larger voltage difference between the power supply and ground nodes, thereby enhancing the overall performance of the memory device.

Implementation Method 1

The implementation of a pull down circuit that utilizes a capacitor and invertors to pull down the ground voltage node below the ground voltage level during read and write operations, enhancing the voltage difference and operational efficiency through capacitive coupling and transistor switching

Methodology Applied
Scientific EffectCapacitive coupling: Capacitance

Data Source

PatentUS12073867B2Memory device
Publication Date: 2024.08.27 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US12073867B2 patent drawing
  • US12073867B2 patent drawing
  • US12073867B2 patent drawing

AI summary

A memory device is provided. The memory device includes a bit cell having a first invertor connected between a first node and a second node and a second invertor connected between the first node and the second node. The first invertor and the second invertor are cross coupled at a first data node and a second data node. The memory device further includes a pull down circuit connected to the second node. The pull down circuit is operative to pull down a voltage of the second node below a ground voltage in response to an enable signal.