SRAM Burst Mode Address Comparator Power Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional static random-access memories (SRAMs) face challenges in power efficiency and density due to the need for high-gain sense amplifiers to detect small voltage differences across bit lines during read operations, which requires significant power and die space.
Innovation Solution
The implementation of a burst-mode operation in SRAMs that pre-charges sense amplifiers only during initial read cycles and uses charge-transfer transistors to amplify bit line voltage differences, allowing bit decisions to be made without recharging bit lines or sense amplifier nodes during subsequent read cycles if the row address remains the same, thereby reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If high-gain sense amplifiers are used to detect small voltage differences across bit lines, then measurement precision is improved, but use of energy increases
Solution Approach 1:
The bit lines are pre-charged to a predetermined voltage level before the read operation. This preliminary action creates a voltage differential that is amplified by the charge-transfer transistor, eliminating the need for high-gain sense amplifiers and reducing power consumption while maintaining detection precision
Solution Approach 2:
A charge-transfer transistor is introduced as an intermediary between the bit lines and the sense amplifier. This transistor amplifies the voltage differential generated during the read operation, allowing the use of lower-gain sense amplifiers and reducing overall power consumption
2Reliability
If bit lines are pre-charged in every read cycle, then reliability is improved, but use of energy increases
Solution Approach 1:
The pre-charge operation is made dynamic and conditional rather than static and continuous. The burst mode address comparator dynamically controls whether pre-charging occurs based on whether the current row address matches the previous row address, reducing power consumption while maintaining reliability when needed
Solution Approach 2:
A burst mode address comparator provides feedback about address repetition to control the pre-charge operation. When the same row is accessed consecutively, the comparator signals that pre-charging is unnecessary, eliminating wasted energy while maintaining reliable operation for address changes
3Device complexity
If conventional sense amplifiers are used without charge-transfer transistors, then device complexity is reduced, but measurement precision deteriorates
Solution Approach 1:
A charge-transfer transistor is introduced as an intermediary between the bit lines and the sense amplifier. This transistor amplifies the voltage differential generated during the read operation, allowing the use of lower-gain sense amplifiers and reducing overall power consumption
Data Source
AI summary
A memory is provided that is configured to practice both a normal read operation and also a burst mode read operation. A burst mode address comparator compares a current row address to a previous row address to determine whether a read operation is a normal read operation or a burst mode read operation.