Stacked Memory Layout with Rotational I/O Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional methods for stacking semiconductor chips face challenges such as complex fabrication processes, large package size, signal delays, and crosstalk issues in three-dimensional stacked memory systems, which limit performance and storage capacity.
Innovation Solution
A memory storage system is developed where memory devices are rotationally offset to align inputs and outputs, allowing for series connection configurations and reducing the need for complex interconnect layouts, with conductive paths facilitating data conveyance through the stack.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional wire bonding methods are used to interconnect memory chips in a parallel multi-drop configuration, then electrical connections can be established between chips and substrate, but signal delays increase and system performance decreases due to long transmission routes
Solution Approach 1:
The patent transitions from a two-dimensional parallel interconnection layout to a three-dimensional stacked configuration. Memory chips are vertically stacked and interconnected through short vias and conductive paths within the stack, dramatically reducing signal transmission distance compared to planar parallel connections across a substrate.
Solution Approach 2:
The patent divides the memory system into multiple independent stacked modules, each containing a vertical stack of memory chips with localized interconnections. This segmentation allows each stack to operate independently with short internal signal paths, avoiding the long transmission routes required in large parallel configurations.
2Quantity of substance
If package-on-package stacking is used to increase memory density, then more memory chips can be integrated, but the package size becomes large and mounting density on external apparatus decreases
Solution Approach 1:
The patent employs vertical stacking of memory chips in the third dimension, connecting multiple chips through short vias and conductive paths within a compact footprint. This three-dimensional integration achieves high memory density without increasing the planar package area, unlike conventional package-on-package approaches that require large external interconnect structures.
Solution Approach 2:
The patent implements a nested structure where multiple memory chips are stacked vertically within a compact package footprint, with each chip nested above the previous one. This nested arrangement maximizes memory capacity within a minimal area, allowing high-density integration without proportionally increasing package size.
3Quantity of substance
If complex fabrication processes are used to create package-on-package structures, then three-dimensional memory integration is achieved, but manufacturing complexity increases
Solution Approach 1:
The patent performs preliminary preparation of memory chips before stacking, including forming pad structures and conductive patterns on chip surfaces. This preliminary action enables subsequent vertical stacking and via formation to proceed more easily, reducing the complexity of the overall fabrication process compared to attempting to create three-dimensional structures from scratch.
Solution Approach 2:
The patent employs a universal stacking architecture where identical or similar memory chips can be stacked in vertical sequences with standardized interconnection methods. This universality simplifies fabrication by allowing repeated use of the same manufacturing steps for each chip in the stack, rather than requiring complex custom processes for each unique configuration.
4Ease of manufacture
If memory chips are stacked without rotational offset, then alignment of inputs and outputs becomes difficult, but the fabrication process remains simpler
Solution Approach 1:
The patent introduces rotational offset (asymmetric positioning) of memory chips within the vertical stack, where alternate chips are rotated by 45 degrees or 90 degrees relative to their neighbors. This asymmetric arrangement optimizes the alignment of input and output pad structures, enabling efficient signal routing through the stack while maintaining fabrication simplicity through standardized chip preparations.
Solution Approach 2:
The patent applies different rotational orientations to different chips at different positions within the stack, optimizing local alignment of input-output connections at each interface. This localized optimization of pad alignment at each stacking level enables efficient signal routing without requiring complex global reconfiguration of the entire stack.
Data Source
AI summary
A first memory device and second memory device have a same input/output layout configuration. To form a stack, the second memory device is secured to the first memory device. To facilitate connectivity, the second memory device is rotationally offset with respect to the first memory device in the stack to align outputs of the first memory device with corresponding inputs of the second memory device. The rotational offset of the second memory device with respect to the first memory device aligns one or more outputs of the first memory device with one or more respective inputs of the second memory device. Based on links between outputs and inputs from one memory device to another in the stack, the stack of memory devices can include paths facilitating one or more series connection configurations through he memory devices.