Stacked Planar Capacitive Threshold Gate for Low-Transistor Logic
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing multi-input logic gates require a large number of transistors and interconnects, leading to high power consumption, which is a challenge in reducing power consumption, especially in battery-powered devices.
Innovation Solution
A capacitive input circuit with a configurable threshold is introduced, where digital inputs are received by capacitors, and the switching threshold is adjusted by controlling pull-up and pull-down devices during a reset phase, allowing the circuit to perform different logic functions during the evaluation phase.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If traditional multi-input logic gates are used, then logic functions can be implemented, but the number of transistors and power consumption increase significantly
Solution Approach 1:
The patent implements a universal logic gate that can perform multiple logic functions (AND, OR, NAND, NOR, majority, minority) using a single circuit architecture with capacitive inputs. By configuring the capacitive weights and threshold values, the same physical circuit can be reprogrammed to execute different logic operations, eliminating the need for separate transistor-based gates for each function and significantly reducing power consumption.
Solution Approach 2:
The patent changes the operational parameters of the logic gate by adjusting capacitive weights and threshold voltages rather than changing the physical transistor structure. By modifying these electrical parameters, the gate can dynamically switch between different logic functions, achieving versatility without the power penalty of reconfiguring transistor networks.
2Adaptability or versatility
If traditional multi-input logic gates are used, then logic functions can be implemented, but the device complexity increases with more transistors and interconnects
Solution Approach 1:
The patent employs a universal capacitive logic gate architecture that can perform multiple logic functions (AND, OR, NAND, NOR, majority, minority) using a single circuit configuration. By adjusting capacitive weights and threshold values, the same physical circuit implements different logic operations, dramatically reducing the number of transistors and interconnects required compared to traditional separate gates for each function.
Solution Approach 2:
The patent transitions from a transistor-count-based complexity model to a capacitive-weight-based complexity model. Instead of increasing transistor numbers to achieve different logic functions, the invention uses a different dimension (capacitive weighting) to encode logic functionality, thereby reducing spatial and structural complexity while maintaining functional versatility.
3Device complexity
If the threshold is fixed, then the circuit structure is simpler, but the circuit can only perform one type of logic function
Solution Approach 1:
The patent implements a dynamic threshold mechanism where the switching threshold is not fixed but can be adjusted based on capacitive input weights. During the reset phase, different combinations of capacitive charges are applied to dynamically set the threshold voltage, enabling the same circuit structure to adapt to different logic functions without increasing structural complexity.
Solution Approach 2:
The patent achieves logic function versatility by changing electrical parameters (capacitive weights and threshold voltages) rather than modifying the circuit structure. The same physical circuit can be reconfigured for different logic operations by adjusting these parameters, maintaining structural simplicity while maximizing functional adaptability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach reduces the number of transistors required and minimizes power consumption while enabling the circuit to perform various logic functions, such as AND/NAND, OR/NOR, and majority/minority gates, by simply adjusting the threshold settings.
Implementation Method 1
A capacitive input circuit with a configurable threshold is introduced, where digital inputs are received by capacitors
Implementation Method 2
the switching threshold is adjusted by controlling pull-up and pull-down devices during a reset phase
Data Source
AI summary
An apparatus and configuring scheme where a capacitive input circuit can be programmed to perform different logic functions by adjusting the switching threshold of the capacitive input circuit. Digital inputs are received by respective capacitors on first terminals of those capacitors. The second terminals of the capacitors are connected to a summing node. A pull-up and pull-down device are coupled to the summing node. The pull-up and pull-down devices are controlled separately. During a reset phase, the pull-up and/or pull-down devices are turned on or off in a sequence, and inputs to the capacitors are set to condition the voltage on node n1. As such, a threshold for the capacitive input circuit is set. After the reset phase, an evaluation phase follows. In the evaluation phase, the output of the capacitive input circuit is determined based on the inputs and the logic function configured during the reset phase.