Staggered Memory Operations for Current Spike Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices experience current spikes during parallel memory operations, leading to power supply limitations and increased wear, due to uneven power signatures and wasted power.
Innovation Solution
Implementing staggered memory operations across multiple non-volatile memory modules with different delay parameters for each module, allowing memory operations to start at staggered times, thereby reducing current spikes by spreading out the peak power demand.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If parallel memory operations are performed to increase throughput, then productivity is improved, but current spikes occur causing power supply limitations and increased wear
Solution Approach 1:
The patent applies periodic action by implementing staggered memory operations where different memory modules execute operations at different time intervals. The controller assigns different delay parameters to different memory modules, creating a periodic pattern of operation execution that spreads current consumption over time. This allows parallel operations to proceed while avoiding simultaneous peak current draws that cause harmful current spikes.
2Productivity
If more memory operations are executed concurrently, then productivity increases, but power supply capability is exceeded due to uneven power signatures
Solution Approach 1:
The patent segments the memory system into multiple independent memory modules, each capable of executing memory operations with independently controllable delay parameters. By dividing the concurrent operations across segmented modules with staggered timing, the system maintains high productivity while distributing power consumption to prevent exceeding power supply capability. Each segment operates semi-independently with its own timing control.
3Productivity
If parallel memory operations are performed, then productivity improves, but component wear increases due to wasted power and uneven power signatures
Solution Approach 1:
The controller implements periodic action by introducing staggered delay parameters that create a rhythmic pattern of memory operation execution across different modules. This periodic staggering ensures that no two modules execute power-intensive operations simultaneously, thereby reducing peak power consumption and minimizing thermal stress and electrical wear on shared power supply components while maintaining overall system productivity.
Data Source
AI summary
The embodiments described herein are used to execute staggered memory operations. The method includes, at each of a plurality of distinct memory portions of the storage device, establishing a non-zero command delay parameter distinct from a command delay parameter established for one or more of the other memory portions in the plurality of distinct memory portions. The method further includes, after establishing the non-zero command delay parameter in each of the plurality of distinct memory portions of the storage device, executing memory operations in two or more of the plurality of distinct memory portions of the storage device during overlapping time periods, the executing including, in each memory portion of the plurality of memory portions, delaying execution of a respective memory operation by an amount of time corresponding to the command delay parameter established for that memory portion.