Staircase Protrusion Insulating Layer for Planarization Defect Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of semiconductor devices is hindered by defects such as cracks and microtrenches formed during the planarization process due to height differences between pattern structures, which affects the uniformity and reliability of the insulating layer structure.

Innovation Solution

A semiconductor device with an insulating layer structure featuring a protrusion near the junction of two regions, where the second side surface has a staircase shape, reducing microtrench formation and distributing stress during polishing, thereby minimizing defects and ensuring planarization without damage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Shape

If planarization process is performed to reduce height difference between pattern structures, then surface flatness is improved, but cracks and microtrenches are generated in the insulating layer

Engineering Contradiction:
Improvesurface flatnessVSAvoidinsulating layer integrity
Core Design Contradiction:
ShapeVSReliability

Solution Approach 1:

The insulating layer structure introduces a protrusion with a specific staircase-shaped configuration at the location where first and second regions meet. This local structural modification creates a gradual height transition zone that distributes stress during planarization, preventing crack formation while maintaining overall surface flatness.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The protrusion structure is formed in advance before the planarization process. By pre-configuring the insulating layer with a protrusion that has controlled dimensions (height/width ratio of 1/10 to 1/2), the structure is prepared to withstand planarization stresses without generating defects.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If height of pattern structures is increased to increase integration degree, then device integration is improved, but height difference between regions increases causing planarization defects

Engineering Contradiction:
Improveintegration degreeVSAvoidplanarization uniformity
Core Design Contradiction:
ProductivityVSManufacturing precision

Solution Approach 1:

The protrusion creates a localized transitional structure at the boundary between first and second regions. This local modification allows different regions to have different pattern structure heights while the protrusion area provides a gradual transition, maintaining planarization uniformity despite overall height differences.

Inventive Principle:
Principle #3Local quality

3Area of stationary object

If insulating layer is formed to cover pattern structures with height difference, then coverage is improved, but stress concentration occurs at region boundaries

Engineering Contradiction:
Improveinsulating layer coverageVSAvoidstress concentration
Core Design Contradiction:
Area of stationary objectVSStress or pressure

Solution Approach 1:

The protrusion with staircase shape creates a localized stress-distribution zone at the region boundary. The gradual height transition of the protrusion disperses stress that would otherwise concentrate at sharp boundaries, allowing the insulating layer to cover the entire area without excessive stress concentration.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The protrusion structure is formed beforehand to preemptively address stress concentration issues. By pre-configuring the gradual height transition zone, the insulating layer can be deposited uniformly across the entire surface without experiencing stress concentration during or after formation.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8975731B2Semiconductor device having an insulating layer structure and method of manufacturing the same
Publication Date: 2015.03.10 SAMSUNG ELECTRONICS CO LTD
  • US8975731B2 patent drawing
  • US8975731B2 patent drawing
  • US8975731B2 patent drawing

AI summary

In a semiconductor device having an insulating layer structure and method of manufacturing the same, a substrate including a first region and a second region may be provided. A first pattern structure may be formed on the first region of the substrate. A second pattern structure may be formed on the second region of the substrate, and have a height that is greater than the height of the first pattern structure. An insulating layer structure is formed on the first and second pattern structures and includes a protrusion near an area at which the first and second regions meet each other. An upper surface of the insulating interlayer structure is higher than a top surface of the second pattern structure. The protrusion may have at least one side surface having a staircase shape. A planarized insulating interlayer may be formed without substantial damage to the infrastructure by using the insulating layer structure in accordance with example embodiments.